| Document: | Interface Between a Pair of Processors, Such as Host and Peripheral-Controlling Processors in Data Processing Systems |
| Order Number: | XX-772F5-16 |
| Revision: | |
| Pages: | 69 |
| Original Filename: | patent_4449182.tif |
Site structure and layout ©2025 Majenko Technologies