Digital PDFs
Documents
Guest
Register
Log In
EY-4753E-01-1
2000
37 pages
Original
1.0MB
view
download
Document:
VAXBI Maintenance Guide
Order Number:
EY-4753E-01
Revision:
1
Pages:
37
Original Filename:
OCR Text
EY-47S3E-OI-OOOI VAXBI MAINTENANCE GUIDE (Preliminary) FOR INTERNAL USE ONLY TABLE OF CONTENTS 1 ADDRESS SPACE BI Address Space ............................................... 1 2 BI Node Register Space ...... 0 2 0 • : • 0 ••••• 0 •••••••••• 0 •• 0 0 ••• 0 • • •• BI REGISTERS Summary ............... '" ........................ Device Register ................................................ BI Control And Status Register ................................. Bus Error Register ............................................. Error Interrupt Control Register ............................... Interrupt Destination Register .................... o ••••••••••••• 0 3 •••••••••••• 3 4 4 5 5 5 BIIC SPECIFIC REGISTERS Interprocessor Interrupt Mask Register .......... 6 Interprocessor Interrupt Destination Register .................. 6 Interprocessor Interrupt Source Register ....................... 6 Starting Address Register ...................................... 6 6 Ending Address Register..................................... BCI Control Register .. ~ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. 6 Wri te Status Register ...... 7 User Interface Interrupt Control Register ...... 7 General Purpose Registers ... 7 The Receive Console Data Register (RXCD) 7 o 0 . . . . . . 0 0 .. : . . . . . . . . . . . 0 0 •• 0 0 0 0 0 ••••••••• 0 0 0 •••••• .. . . . • • • 0 • • • • 0... 0 •••• 0 • • • • • • • • • •• 0 0 •• 0 •• 00' •• 0 ••••• 0 • • • • • • • •••••• 0 ••• 0' • • • • • • • • • • • • • • • • • ••••••••••••••••••• 0 • • • • • • •••• 0 0 0 •••• • • • 0 •• 0 •••••• 0 • • • • • • • 0 • • • •••••••••••••••••••••••••••• 0 • • • • • • • •• • •••• 8 9 • 10 • • •• 11 12 BCI SIGNALS BCI Signal Groupings . BCI Signal Descriptions ... 0 1 0 BIIC Block Diagram . BIIC Pinout ... 6 . . . . . . BI SIGNALS BI Signal Groupings .... BI Signal Descriptions ... . .... BI Signal Encoding .. 5 0 ••••••••••••••• ••••••••••••••••• .0.00. 4 ••••••••••••• ••••••••••••••••••• 0 • • • • • • • • • • • • • • 0 •••••••••••••••••••• • • • • • • • • • • • • • • • • • • • •• 13 14 BCI SIGNAL ENCODING Event Code Table .............................. Response Lines BCI - (RS<1:0> L) .............................. Request· Lines ........................... BI Command Code Table ......................................... Data Length Codes .......................... Arbi tration Mode .............................................. BCI SC<2:0> L ............................................... 0 • • FOR INTERNAL USE ONLY 0 • • • • • • • • • • •• •• • • • • • • • • • • • • • • • • • •• 0 • • • • • • • • • • • • • • • • •• 16 16 17 17 17 17 18 TABLE OF CONTENTS 8 TRANSACTION DESCRIPTIONS Mnecmonic Codes ............................................... 19 READ-Type Transaction Format .................................. 20 WRITE And WCI Transaction Format .............................. 21 WMCI ADd UWNCI Transaction Format ............................. 22 IDENT Transaction Format ,..................................... 23 INTERRUPT Transaction Format .................................. 24 IPINTR Transaction Format ..................................... 25 BROADCAST ,jransaction Format .................................. 26 STOP Transaction Format ....................................... 27 INVALIDATE Transaction Format ................................. 28 QUADWORD READ with NO ACK response ............................. 29 QUADWORD READ with STALL ...................................... 30 OCTAWORD WRITE. STALLED then RETRIED .......................... 31 Two LONGWORD WRITES with second WRITE using IMBEDED ARB ... " . .. 32 9 TROUBLESHOOTING FLOWCHART ........................................ '.. 33 FOR INTERNAL USE ONLY page 1 ADDRESS SPACE BI ADDRESS SPACE I/O SPACE DEV 0 - 8KB 200o 0000 DEV 1 - 8KB 200o 2000 DEV 2 - 8KB 200o 4000 DEY 3 - 8KB 200o 6000 DEV 4 - 8KB 200o 8000 ·DEV 5 - 8KB 2.00o AOOO DEV 6 - 8KB 200o COOO DEV 7 - -8KB 200o EOOO o DEV 8 - 8KB 200 1 0000 S P A C E DEV 9 - 8KB 200 1 2000 DEV 10 - 8KB 200 1 4000 DEV 11 - 8KB 200 1 6000 DEV 12 - 8KB 200 1 8000 DEV 13 - 8KB 200 1 AOOO DEV 14 - aKB 200 1 COOO 0000 0000 /FFe- I N a o BI Memory E 512 MB I 1FFF FFFF I--------~ 2000 0000 I/O SPACE ~ Z~ for BI ~ , 21FF FFFF I--------~ 2200 0000 DEV 15 - 8KB . 200 1 EOOO _______2--c)OI "r."-: 1£-" ,"~ Multicast Space 200 2 0000 RESERVED 128KB 480 MB Node Private Space 200 4 0000 3.75MB ff.crJ,I"Fr-r~ Adapter Window Space #0 25~FJ~P ~ 204 o 0000 - ~ JFFFF Adapter 207 C 0000 Window Space #15 256KB RESERVED 3FFF FFFF 24MB FOR INTERNAL USE ONLY 208o 0000 21FF FFFF t.~ t/~.ttl5 page 2 ADDRESS SPACE bb = base address of node ID space (2000 0000 + 2000(H)*NODEID) BIIC Register Map 31 24 23 16 15 08 07 00 bb+ooi BI Required Registers bb+101~__________________________________________________~ bb+14 BIIC Specific Device Registers bb1CLI---_ _ _ _ _ _ _ _ _---t bb+toO IfF£.-. General Purpose Device Registers bb+~I___________________________________________________~ ft/OotT 5-'-abO (9()/)()yf 2.0()~",=" 2-()O()A~"tJ FOR INTERNAL USE ONLY page 3 BIIC REGISTERS BI REQUIRED REGISTERS 31 ~~+:~I~ 24 23 16 15 _______________________D_~_V_~_c_:_R_e_g_i_s_t_e_r OS 07 00 ____________________-; £)£)+04 0.1 ~ontro.1 I .,tatus n.egl.SToer bb+OS Bus Error Register bb+OC Error Interrupt Control Register bb+10 Interrupt Destination Register BIIC Specific Device Registers 31 24 23 16 15 08 07 bb+14 IP Interrupt Mask Register bb+18 IP Interrupt Destination Register bb+1C IP Interrupt Source Register bb+20 Starting Address Register bb+24 Ending Address Register bb+2S BCI Control Register bb+2C Write Status Register bb+30 Unused bb+34 Unused bb+3S Unused bb+3C Unused bb+40 User Interface Interrupt Control Register bb+44 Unused bb+EC bb+FO General Purpose Register 0 bb+F4 General Purpose Register 1 bb+FS General Purpose Register 2 bb+FC General Purpose Register ·3 FOR INTERNAL USE ONLY 00 page 4 BI REQUIRED REGISTERS Device Register: (normal R/W,Diagnostic Mode Writable, loaded CDClO deassertion) 31 24 23 08 01 16 15 bb+OOI'-____D_e_v_i_c_e_R_e_v_i_s_i_o_n__________D_e_v_i_c_e_,_T_yp_e_ _ _ _-' "rI BI Control And Status Register: 31 24 23 bb+041 BI Inter. Rev. ( J-l'l ~ J;L('" 16 15 10 08 01 03 00 I BI InterRE:ypj~ellllllll ~ III I INode ~DI ARB ~ SES INIT BROKE STS SST ---..,.....----.1 UWP HEIE - - - - - - - - - ' SEIE - - - - - - - -...... -------.I RES (RO) -- Hard Error Summary BES (RO) -- Soft Error Summary IN!T (Write-1-to-Clear, set ODClO deassertion t by STOP command) BROKE (Write-1-to-Clear, set ODClO deassertion) STS (R/W, Cleared ODClO deassertion) -- Self Test Status SST (Special Case) -- Start Self Test UWP (Write-1-to-Clear,Cleared ODClO deassertion t by STOP command) -- Unlock Write Pending HEIE (R/W,Cleared ODClO deassertion t by STOP command) -- Hard Error Interrupt Enable SEIE (R/W,Cleared ODClO deassertion t by STOP command) -- Soft Error Interrupt Enable FOR INTERNAL USE ONLY 11'D .. I/fI~ / page 5 BliC REQUIRED REGISTERS Bus Error Register: (Write-1-to-Clear,Cleared GDCLO deassertion) 08 07 16 15 24 23 31 bi~~Qll!I!.lI!ll.l.!ll.l.!ll. ~I-~~:: 00 03 =d/I!(L! = .==1==1 IPE CRn - - - - - ' NPE - - - -.... IS! TDF --------' lYE -----~ CPE - - - - - - - -.... SPE ------------~ ROS - - - - - - - - - - ' RTO STO - - - - - - - - - - - ' BTO --------------~ ----------...1 NEX ----------------------ICE --------------------~ SOFT ERROR BITS I <---- HARD ERROR BITS ---->1 <31 16> NMR -- NO ACK to Multi-Responder Command MTCE -- Master Tranmit Check Error CTE -- Control Transmit Error MPE -- Master Parity Error ISE -- Interlock Sequence Error TDF -- Transmitter During Fault lVE -- IDENT Vector Error CPE -- Command Parity Error SPE -- Slave Parity Error ROS -- Read Data Substitute ·<->1 <2 0> RTO -- Retry Time aut STO -- Stall Time aut BTO -- Bus Tlme Out NEX -- Non-Existent Address ICE -- Illegal Confirmation Error UPEN -- User Parity Enable IPE -- Id Parity Err CaD -- Corrected Read Data NPE -- Null bus Parity Error Error Interrupt Control Register: 31 24 23 bb+OC,--1_0'_" II! INTAB INTC SENT FORCE 19 B 16 15 13 08 07 02 00 lo__o. .I_----..;...ve .. __ ct_or_ _...... lo--'o/ I!II...-IL__ EVE __ L........ ~ I II Interrupt Abort Interrupt Complete Interrupt Destination Register: (R/W, DCLOC) 31 bb+iol 24 23 o's 16 15 08 07 00 Interrupt Destination I...-------------------------~--------------------------~ FOR INTERNAL USE ONLY page 6 BIIC SPECIFIC REGISTERS BIIC SPECIFIC REGISTERS 31 24 23 bb+14 IPINTR Mask bb+18 O's 16 15 O's IPINTR/STOP Destination(s) O's bb+1C IPINTR Source bb+20 o 0 Starting Address o0 O's bb+24 o 0 Ending Addres:, o0 O's (R/W, cleared OOCLO deassertion) BCl Control Register: 31 bb+ 28 00 08 01 24 23 16 15 00 08 01 1'----0_.s--~oII ! II! ! ! ! ! ! ! ! ! I I I O's BURSTEN ~ - - IPINTR/STGP FORCE MSEN BDCSTEN STOPEN -----~ RESEN -_ -' ....J lDENTEN- _-_-_ __-_ lNVALEN _ _ _ _ _ _ _ _...J WlNVALEN - - - - - - - - - - ' UCSREN - - - - - - - - - - - - - ' BlCSREN - - - - - - - - - - - - - - ' lNTREN - - - - - - - - - - - - - ' IPlNTREN - - - - - - - - - - - - - ' PNXTEN --------~--------' RTDEVEN - - - - - - - - - - - - - - - - - ' Write Status Register: (Write-1-to-Clear,cleared ODCLD deassertion) 31 24 23 bb+2C!I!~I'!t 16 15 08 01 00 O's GPRO L.::: GPR1 GPR2 GPR3 Force IPINTR/STOP Command Register: ----------L'-=Ji"--____ 31 30 bb+ 24 23 16 15 12 11 08 01 I,,-- MIDEN FOR INTERNAL USE ONLY 00 ---I page 7 BIIC Registers User Interface Interrupt Control Register: 31 2S 27 bb+40 I· INTAB 24 23 INTC· 20 19 os 07 13 02 00 SENT 1 FORCE 11....0...l.I_ _ _ _VE_C_T_OR_ _ _-_-......IO_0. . .t1 EX VECTOR General Purpose Registers: 31 16 15 j (R/W, DCLOC) 24 23 o 8 7 16 15 bb+FO General Purpose Register 0 bb+F4 General Purpose Register 1 bb+FS General Purpose RegIster 2 bb+FC General Purpose Register 3 The Receive Console Data Register (RICO): 31 16 15 bb+ 200 1...._ _ _ _ _R_e_s_e_r_v_ed_ _ _ _ _ _ _ Busy flag _ 11 OS 07 llo 0 01 JJL--L-I ~ Sending console's node ID Data Command/message character - - - - - - - - - - - FOR INTERNAL USE ONLY 00 page 8 BI Signal Description DATAPATH SIGNALS (37 Total) 32 BI 1<3:0> BI 0<31:00> L SYNCHRONOUS CONTROL SIGNALS (5 Total) BI NO ARB L BI BSY L BI CNF<2:0>L CLOCK SIGNALS (4 Total) BI TIME +/- BlPHAS! +/- ASYNCHRONOUS CONTROL SIGNALS (6 Total) BI AC LO L BI DC LO L BI RESET L BI STF L BI BAD L SPARE FOR INTERNAL USE ONLY BI PO L page 9 BI Signal Description Abbreviations used: 00 - Open Drain OC - Open Collector OECL - Differential ECL Signal Name Number/Type Description DAiAPAiH SIGNALS BI 0<31:00> L 32/00 Bidirectional lines used for arbitration sequences and all address and data transfers BI I<3:0> L 4/00 Multipurpose bidirectional lines used to carry the Command. Identity of current BI Master. and the Byte Mask. BI PO L 1/00 Bidirectional line used to generate odd parity for the I lines during ARB and for the 0 and I lines during data cycles. SYNCHRONOUS CONTROL SIGNALS BI NO ARB L 1/00 Bidirectional line used to inhibit the use of the BI 0 lines for arbitration. This signal is also asserted during BIIC self test to prevent other nodes from starting transactions untll al~ nodes are ready. BI BSY L 1/00 Bidirectional line indicating a transaction is in progress BI CNF<2:0> L 3/00 Bid1rectional lines used for the response to command and da.ta cycles. BI TIME +/- 2/0ECL 20 MHz square wave used together with BI PHASE to provide timing for all nodes. +/- 2/0ECL 5 MHz squre wave used together with BI TIME to provide timing for all nodes. CLOCK SIGNALS BI PHASE ASYNCHRONOUS CONTROL SIGNALS BI AC LO L 1/00 Input only. Indicates that the AC line voltage has dropped below a safe limit. BI DC LO L 1/00 Input only. Indicates that the DC voltages are not within tolerance. BI RESET L l/OC Wire-or'd signal. not connected to BIIC. Provides a system wide mechanism for initiating a BI power-up sequence. BI STF L l/OC Self Test Fast not connected to BIIC. Enables a faster system self-test. BI BAD L l/OC Wire-or'd signal, not connected to BIIC. Provides system-wide mechanism for reporting Node self test failure. BI FOR INTERNAL USE ONLY page 10 BI SIGNAL ENCODING CONFIRMATION LINES BI CNF<2:0> L HHH HHL HL H HL L L HH L HL LLH LLL Description NO ACK (No Acknowledgement) Illegal Illegal ACK Illegal STALL RETRY Illegal COMMAND CODE TABLE BI 1<3:0> L HHHH ~. H H H L HHL H • HHL L t. ~ Description ~\ READ ~JVINTLK a.L-L-a~~.. ~ ~ INTERPROCESSOR INTERRUPT, /1 ~L H L L lV'~ ~~ , _~. UWMCI L L L L L HHL L H L H . . UNLOCICWRlTE . MASlC(CACHE INTENT) IRCI RCI WRITE WCI L L HL LLLH 'l "~'-L H H H I ~ Single Single Single Single Single Single .. Single Multiple Single READ READ (CACHE INTENT) WRITE MASK (CACHE INTENT) • MAIIi: , WMCI INTERRUPT AlQ~IC~ f~~~ INTR IDENTIFY . IDENT (reserved) It OW' ~ • 1M (reserved) L (oc.iJ+.. I ~ .. IIJ 5t11t 'T STOP ~"' STOP ~ Multfpre~"''' INVALIDATE ~~ INVAL Multiple BROADCAST BDCST *NOT USED* '-. H L L L _....,~ Single or Multiple (reserved) \' READ WITH CACHE INTENT ,_t\ H L H H f WRITE (' H L H L ",\-:1 WRITE WITH CACHE INTENT ..... ~ Mnemonic L L H H ~INTR lllultiple (PII '" f.\.f(.{A ~,~ DATA LENGTH CODES BI D<31:30> L H H H L L H L L DATA LENGTH MNEMONIC RESERVED CODE 4 byte (long) 8 byte (q:uad) 16 byte (octa) LW QW OW DATA STATUS BI 1<3:0> L HXHH H XHL HXL H HXL L L XHH L XHL L XL H L XL L Description - - RESERVED CODE READ DATA CORRECTED READ DATA READ DATA SUBSTITUTE RESERVED CODE READ DATA/DON'T CACHE CORRECTED READ DATA/DON'T CACHE READ DATA SUBSTITUTE/DON'T CACHE FOR INTERNAL USE ONLY Mnemonic RD CRD RDS ~ RDDC CRDDe RDSDe page 11 BIIC BLOCK DIAGRAM BIIC USER INTERFACE n MASTER PORT INTERFACE BCIBUS BI BUS I - - - - - - - ' > BCI RQ<1:0> L 1;~ > BCI MAB L < - - - - - - - BCI RAK L r ~ < BCI NXT L < BCI MDE L Ai' < -r,J BI BSY L - <--> BI NO ARB L <--> BI CNF<2:0> L <--> BCI D<31: 00> H IJ~-" BI 0<31 :00> L <--> "-j1. BI I<3:0> L <--> BI PO L <--> ~---~>. BCI 1<3:0> H ~~ BCI PO H -1'" < ~ < < B.CI EV<4:0> BCI AC LO L BCI DC La BI AC La L BI DC LO L SLAVE PORT INTERFACE > BCI &8<1: 0> L < : - - - - - - - BC! CLE H < BCI SDE L ~. II < BCI SEL L < BCI SC<2:0> L INTERRUPT paRr INTERFACE - - - - - - - > BCI INT<7: 4> L I e t r.~ BCI TIME L BCI PHASE L FROM BI CLOCK RECEIVER FOR INTERNAL USE ONLY <-<-- BIIC PINOUT page 12 13 12 11 10 09 08 07 06 05 04 03 02 01 P ACLO i02 dOO d02 d03 d06 d07 d10 d11 dl4 d16 d19 d20 VBB 14 P -- -- -- -- -- -- -- -- -- -- -- -- -- -N pO aelo iOl' i03 dOl dOS d08 d09 d12 dlS d18 d22 N/C d2S N -- -- -- -- -- -- -- -- -- -- -- -- -- -M nxt ele iOO +SV GNO d04 GNO GNO dl3 dl7 d21 -- -- -L evOl rak K J d26 +5V GND d27 d29 -- -- -- -- -- -- ev03 evoo.. GND GNO -- -- -- -- -- -- delo ev04 ev02 GNO H sde mde DCLO GNO sel OF BIIC PACKAGE GNO -- -- -- d30 d3l scOO K J scOl sc02 H 029 031 G -- -- -- lower case -- BCI signals upper case -- BI. power, ground, special signals rqO ci28 L -- -- -- int7 int6 F' intS mab M -- -- -- TOP VIEW -- -- -- E d24 -- -- -- -- -- -- G d23 GND 028 030 F -- -- -- -- -- -- int4 rsOl GNO 024 026 027 E 019 022 025 0 -- -- -0 rqOl phase +SV KEY PIN -- -- -- -- -- -- -C rsOO NOARB VBB CNFO GNO I03 GND GNO 009 016 GNO GREF 020 023 C -- -- -- -- -- -- -- -- -- -- -- -- -- -B time N/C CNFl IOO I02 001 004 DOS 008 011 013 015 018 021 B -- -- -- -- -- -- -- -- -- -- -- -- -- -A BSY CNF2 I01 PO 000 002 003 006 007 010 012 014 017 VREF 14 13 11 10 09 08 07 06 05 04 03 02 01 12 FOR INTERNAL USE ONLY A page 13 BCI Signal Description DATAPATH CLASS (37 Total) 32 BCI 1<3:0> H BCI 0<31:00> H BCI PO H MASTER CLASS (6 Total) To BIIC: BCI RQ<1:0> L From BIle: BCI MAB L BCI RAK L Bel NXT L BCI MOE L SLAVE CLASS (8 Total) To BIIC: From BIIC: r:l L.J BCI RS<1:0> L BCI CLE H BCI SOE L BCI SEL L COMMON CONTROL CLASS (7 Total) BCI AC LO L BCI DC LO L BCI EV <4:0> L INTERRUPT CLASS (4 Total) BCI INT<7:4> L FOR INTERNAL USE ONLY BCI SC<2:0> L page 14 BCI Signal Description Description Signal Name DATAPATH CLASS BCI 0<31:00> H Bi-directional transfers. tri-state lines used for all address and data BCI 1<3:0> H Bi-directional tri-state lines used to transfer the Command. Read Status and Write Mask. BCI PO H Bidirectional line used to generate odd parity for the BCI 0<31:00> and BCI 1<3:0> lines. MASTER CLASS BCI RQ<1:0> L REQUEST lines driven by the master port interface to cause the BIIC to perform a BI transaction. a loopback transaction . or enter diagnostic mode. ·BCI MAD L MASTER ABORT line driven by the master port interface to abort the current master port transaction. BCI RAK L REQUEST ACKNOWLEDGE line driven by the BIIC to inform the master port that a transaction requested by the master port has been initiated. BCI NXT L NEXT line. driven by the BIIC to request the next data word from the master on write transactions and to indicate that the current data on BCI 0<31:00> H is valid BCI MOE L MASTER DATA ENABLE l1ne, driven by the BIIC command/address information from the master port. to gate SLAVE CLASS BCI RS<1:0> L RESPONSE lines driven by the slave port to indicate ~hat confermat ion code to send out on the BI in response to command and data cycles involving this slave port. BCI CLE H COMMAND LATCH ENABLE line driven by the BIIC to indicate the presence of a Command/address cycle. BCI SDE L SLAVE DATA ENABLE line driven by the BIIC to indicate that data to transmitted on the BI should be driven on BCI 0<31:00> H. BCI 1<3:0> H, and BCI PO H lines. BCI SEL L SELECT line driven by the BIIC to inform the slave that it has been selected by a BI transaction. BCI SC<2:0> L SELECT CODE lines driven by the BIIC to give detailed selection information. A select code always accompanies an assertion of BCI SEL Land vice-*ersa. FOR INTERNAL USE ONLY BCI Signal Description page 15 Signal Name Description COMMON CONTROL CLASS BCI AC LO L Buffered and synchronized version of BI AC LO L. BCI DC LO L Buffered and synchronized version of BI DC LO L. BCI EV <4:0> L EVENT CODE lines used to indicate Significant events in the BIIC or on the BI. There are three classes of event codes' Summary codes, used to indicate the result of a transaction involving this node, Status codes used to provide status during a transaction, and Special codes used to provide information not related to a particular transaction. INTERRUPT CLASS BCI INT<7:4> L INTERRUPT BI REQUEST lines used to cause the BIIC to generate a Interrupt transaction. FOR INTERNAL USE ONLY page 16 SIGNAL ENCODING SIGNAL ENCODING Event Code Table BCI EV<4:0> L 43210 Mnemonic Class Type SUM SUM M:INFO S:INFO M:ERROR INFO M:INFO S:INFO M:INFO HHHHH HHHHL HHHL H HHHL L HHL HH HHL HL HHL L H HHL L L NO EVENT MCP AKR8D BTO STP RCR IRW ARCR SPC SPC HL HHH HL HHL NICI NICIP SUM HL HL H HL HL L AKRE SUM IAL STA I:INFO I: INFO I: INFO HL L HH HLLHL HL L L H HL L L L SUM SUM STA I:ERR/INFO I:ERR/INFO SUM EV84 STA E-VSS STA I;-INFO EV86 EVS7 STA STA I:INFO I:INFO L HHHH L H H Ii L L HHL H L HHL L STO BPS ICRSD BBE SUM SUM S:ERROR· S:ERROR S:ERROR S:ERROR L HL HH L HL HL L HL L H L HL L L AKRNE4 AKRNE5 AKRNE6 AKRNE7 SUM L L HHH L L HHL L L HL H L L HL L L L L HH L L L HL LLLLH LLLLL ROSR ICRMC NCRMC BPR ICRMD RTO BPM MTCE SUM SUM SUM STA SUM SUM SUM SUM SUM SUM SUM SUM SUM I:INFO I:INFO I:INFO I:INFO M:ERROR M:ERROR M:ERR/INFO M/S:ERROR M:ERROR M:ERROR M:ERROR M:ERROR Response Lines BCI - (R8<1:0> L) BCI R8<1:0> L 1 0 H H H L L L H L RESPONSE CODE DESCRIPTION NO ACK ACK STALL RETRY RESULTING CNF CODE NO ACK ACK. NO ACK STALL. ACK or NO ACK RETRY, NO ACK FOR INTERNAL USE ONLY page 17 SIGNAL ENCODING REQUEST LINES BCI RQ<1:0> L Description No Request _ BI Transaction Request Loopback: Request Diagnostic Mode H H HL L H L L BCI COMMAND CODE TABLE BCI 1<3:0> H Mnemonic Description (reserved) LLLL LLLH L L HL L L HH L HL L L HL H L HHL L HHH HL L L HL LH HL HL HL HH HHL L HHL H HHHL HHHH READ READ INTLK READ (CACHE INTENT) IRC.! READ WITH CACHE INTENT RCI WRITE WRITE WCI WRITE WITH CACHE INTENT UNLOCK WRITE MASK (CACHE INTENT) UWMCI . WRITE MASK (CACHE INTENT) WMCI INTERRUPT INTR IDENT IDENTIFY (reserved) (reserved) STOP STOP INVALIDATE INVAL BROADCAST BOCST INTERPROCESSOR INTERRUPT IPINTR Data Length Codes BCI 0<31:30> H DATA LENGTH MNEMONIC L L L H H L H H RESERVED CODE 4 byte (long) 8 byte (quad) 16 byte (octa) LW QW OW ARB FIELD - bits <5:4> of the BI Control and Status Register ARB <5:4> Meaning o0 o1 Dual round robin arbitration Fixed high priority Fixed low priority Disable arbitration 1 0 1 1 FOR INTERNAL USE ONLY page 18 SIGNAL ENCODING Select Codes BCI SC<2:0> L Description 2 1 0 HHH No command received or not for this node HHL A read- or write-type command to the User CSR Space is received. and the UCSREN bit in the BCI Control Register is set. or a read- or write-type command to the BIIC I CSR Space for this Node is received and the BICSREN bit in the BCI Control Register is set. HL H A read- or write-type command to the range of addresses defined by Starting Address Register and Ending Address Register is received. HL L A read- or write-type command to the range of addresses defined as "Multicast Space" in the BI Spec is received. and the MSEN bit in the BCI Control Register is set. L HH An IDENT transaction is received and the IOENTEN bit in the BCI Control Register is set L HL An INTR transaction whose destination matches this node is received and the INTREN bit in the BCI Control Register is set. or an IP INTR transaction whose destination matches this node and whose source matches the IP Interrupt Mask Register is received and the IPINTREN bit in the BCI Control Register is set. LLH An INVAL command. or a write-type command not directed to the range of addresses defined by the Starting and Ending Address registers and not having 0<29> asserted (i.e. not I/O space), is received. and the INVALEN bit. or the WINVALEN bit. respectively. is set in the BCI Control Register. LLL A BROADCAST command. or a STOP command. or a RESERVED command is received, with a destination matching this node (except for RESERVED commands) and the BDCSTEN, STOPEN, or RSVDEN bit, respectively, is set in the BCI Control Register. FOR INTERNAL USE ONLY Page 19 MNEMONIC CODES AAN ADDR AN APS CIA All Arbitrating Nodes Address All Nodes All Pending Slave~ CHK CMD CNF Command/Address Checked Command Confermation Lines DEC'd DEST GEN IA Decoded Destination Generated Imbedded Arbitration INTi Interrupt Master both Master and Slave Reserved M M.S RES"d S Ss STAT UNDEF > Slave Slave or Slaves Status Code Undefined Indicates the CNF which occurred for this diagram. the rest of the eNF codes shown are valid. for this cycle, but if they occUrred, the rest of the diagram would be different I FOR INTERNAL USE ONLY BI COMMAND DESCRIPTIONS page 20 IA CIA BI CYCLE 01 02 03 04 DATAl DATA2 DATA3 DATA4 S S S S 31 LENGTH 30 <1:0> 29 28 21 26 DEC'd ID LOW PRIOR 25 24 23 22 21 20 19 18 11 16 30 BIT BI 0<31:00> L 15- ADDR 14 13 12 11 10 9 --- DEC'd ID HIGH PRIOR 8 1 6 5 4 3 2 1 o .\AN Source M BI I<3:0> L READ I MASTER READ READ M STAT S READ STAT S READ CMD M STAT S STAT S 14 AN S 14 S 14 S 14 M Source BI PO L GEN CHK M AN S ~~ ~ >ACK >ACK >ACK >ACK >ACK >ACK NO ACK NO ACK NO ACK NO ACK NO ACK NO ACK STALL STALL STALL STALL RETRY S S S 14 S 14 BI CNF<2:0> L Source BI BSY L ID M 14 M,S M,S M,S _____________ _ \ __________________________________ / BI NO ARB L / ______ 14,AAN M,S M,S M,S _____________ _ \ ___________________________ 1 READ-type TRANSACTION FORMAT (Octaword length shown) FOR INTERNAL USE ONLY page 21 BI COMMAND DESCRIPTIONS CIA BI CYCLE 311 30 LENGT.H <1:0> 1 29 - - 28 27 26 01 IA D3 02 D4 I I I I I 25 DEC'd,1 24 23 22 21 20 ID LOW PRIOR 19 18 17 BI 16 30 BIT 0<31:00> L 15 ADDR DATAl DATA2 I I DATA3 DATA4 I 14 13 12 11 10 DEC'd ID HIGH PRIOR 9 8 7 6 5 : I 4 3 2 1 o Source M BI I<3:0> L Source AAN M M M M WRITE MASTER UNDEF UNDEF UNDEF UNDEF I CMD ID FIELD FIELD FIELD FIELD M M M M M M I BI PO L GEN M M M CHK AN AN S BI CNF<2:0> L M S M S M S >ACK >ACK >ACK >ACK >ACK >ACK NO ACK NO ACK NO ACK NO ACK NO ACK NO ACK STALL STALL STALL STALL RETRY S S S S S S Source M M M.S M.S M.S _____________ _ BI BSY L \_--------------------------- ______1 ______ M,AAN M.S M.S M,S _____________ _ BI NO ARB L I \ ___________________________ 1 WRITE and WCI TRANSACTION FORMAT (Octaword Length Shown) FOR INTERNAL USE ONLY BI COMMAND DESCRIPTIONS page 22 CIA 8I CYCLE IA 01 31 LENGTH 30 <1:0> 29 28 27 26 OEC'd 25 24 ID 23 LOW •PRIOR 22 21 20 19 18 17 16 30 BIT BI 0<31:00> L 15 ADOR DATAl 14 13 12 11 10 9 8 I HIGH I 04 . I I DATA2 DATA3 DATA4 I II I I I IPRIOR ! 6 5 03 II DEC'd I 10 ! 7 02 I! I 4 3 2 1 0 Source BI 1<3:0> L Source BI PO L GEN CHK ; ! M AAN M WRITE MASTER WRITE CMD MASK ID M M ·M M AN M AN M S M M M WRITE WRITE WRITE MASK MASK MASK M M M M S M S M S >ACK >ACK >ACK >ACK >ACK >ACK NO ACK NO ACK NO ACK NO ACK NO ACK NO ACK STALL STALL STALL STALL RETRY S S S S S S BI CNF<2:0> L Source M M M.S M,S M,S _____________ _ BI BSY L \_--------------------------- ______ 1 ______ M,AAN M,S M,S M.S _____________ _ BI NO ARB L / \ ___________________________ 1 WMCI and UWMCI TRANSACTION FORMAT (Octaword) FOR INTERNAL USE ONLY page 23 BI COMMAND DESCRIPTIONS INTR BI CYCLE CIA 31 30 I I I I I 29 1 28 ! 27 26 ARB VECTOR VECTOR DMID IA IRESV'd 25 FIELD 24 23 22 21 20 I I I DEC'd DEC'd DEC'd UNDEF MASTER ID ID LOW ID ARB~ng FIELD PRIOR SLAVEs O's 19 18 IDENT 17 LEVEL BI 16 D<31:00> L 15 14 13 12 11 -. 10 DEC'd 9 8 RESV"d ID 7 FIELD 6 RESV"d RESV"d UNDEF VECTOR HIGH FIELD FIELD FIELD PRIOR 5 4 3 2 1 O's o Source BI I<3:0> L Source BI PO L GEN CHK M AAN M APS S S -- IDENT MASTER RESV'd RESV'd UNDEF VECTOR CMD ID FIELD FIELD FIELD STATUS M M M M S S M AN M AN M APS RESV'd. S FIELD M BI CNF<2:0> L S M . ACK >ACK >ACK >ACK NO ACK NO ACK NO ACK NO ACK >STALL STALL RETRY RETRY Source S M M M,S M,S S S M _____________ _ BI BSY L \_--------------------------- ______ 1 ______ M,AAN M,S M,S S _____________ _ I \ ___________________________ 1 BI NO ARB L IDENT TRANSACTION FORMAT FOR INTERNAL USE ONLY M BI COMMAND DESCRIPTIONS page 24 CIA BI CYCLE IA 31 30 29 28 27 26 RESV'd 25 FIELD OEC'd IO 24 LOW 23 PRIOR 22 21 20 19 18 17 INTR LEVEL BI 16 0<31:00> L 15 RESV'd FIELD 14 13 12 11 10 INTR DEC'd DEST ID MASK HIGH PRIOR 9 ·8 7 6 5 4 3 2 1 o AAN Source M BI I<3:0> L INTR MASTER RESV"d CMD ID FIELD Source M M BI PO L GEN CHK M M AN AN BI CNF<2:0> L Source BI BSY L RESV"d FIELD >ACK NO ACK Sa M M ______ _ \_------______ 1 ______ M.AAN ______ _ BI NO ARB L I \ ______ 1 INTR TRANSACTION FORMAT FOR INTERNAL USE. ONLY BI COMMAND DESCRIPTIONS page 25 BI CYCLE CIA IA 31 30 I II 29 28 1 21 26 25 MASTER OEC'd IO 24 OEC'd IO 23 22 I I LOW PRIOR 21 20 19 18 17 BI RESV"d 16 0<31:00> L 15 F~ELO 14 13 12 11 10 IP OEC'd INTR· IO OEST HIGH MASK PRIOR 9 8 7 6 5 4 3 2 1 o Source M AAN IPINTR MASTER RESV'd CMO IO FIELD BI I<3:0> L Source M M BI PO L GEN CHK M M AN AN RESV'd FIELO >ACK BI CNF<2:0> L Source BI aSY L M M ______ _ \_------ ______ 1 BI NO ARB L I ______ M,AAN ______ _ \ ______ 1 IPINTR TRANSACTION FORMAT FOR INTERNAL USE ONLY BI COMMAND DESCRIPTIONS CIA BI CYCLE IA Dl D2 D3 ., ... 04 '" '0,; '~".". 31 LENGTH 30 <1:0> - 29 28 21 26 . OEC'd 25 24 ID 23 RESV'd LOW 22 FIELD PRIOR 21 20 - 19 18 17 BI 16 D<31:00> L 15 14 13 12 "" DATAl DATA2 DATA3 DATA4 11 10 DEC'd BDCST ID MASK HIGH PRIOR 9 8 7 6 5 4 3 2 I 1 o Source M M M M M BI I<3:0> L BDCST MASTER WRITE CMD MASK ID M M M WRITE MASK M WRITE MASK M WRITE MASK M M M M AN AN Sa Sa M Sa Sa Source BI PO L GEN CHK AAN So~ce M BI NO ARB M >ACK >ACK >ACK >ACK >ACK >ACK NO ACK NO ACK NO ACK NO ACK NO ACK NO ACK BI CNF<2:0> L BI BSY L M M Sa Sa Sa M M M Sa Sa Sa ____________________ _ \_--------------------------- ______ 1 ______ M,AAN M M M ____________________ _ L / \_--------------------______ 1 BROADCAST TRANSACTION FORMAT FOR INTERNAL USE ONLY BI COMMAND DESCRIPTIONS page 27 CIA BI CYCLE IA 31 30 29 28 1 1 21 26 DEC'd 25 24 RESV'd ID 23 FIELD LOW PRIOR 22 21 1 1 I I 20 19 18 17 BI _16 0<31:00> iL-1S RESV'd FIELD 14 13 12 11 10 -9 8 7 6 5 4 3 2 1 DEC'd DEST ID MASK HlGH PRIOR o Source M BI I<3:0> L Source STOP CMD M BI PO L GEN CHK M AN AAN MASTER RESV'd ID FIELD M M AN RESV'd FIELD >ACK NO ACK BI CNF<2:0> L Ss Source M BI BSY L M ______ _ \_------ ______1 BI NO ARB L I ______ M,AAN ______ _ \ ______ 1 STOP TRANSACTION FORMAT FOR INTERNAL USE ONLY HI COMMAND DESCRIPTIONS page 28 IA CIA BI -CYCLE 31 LENGTH <1:0> 30 i ~ , 29 28 27 26 ! DEC"d IO LOW PRIOR 25 24 23 22 21 ,- ! i 20 , 19 18 : i 17 BI 16 30 BIT '0<31:00> L 15 ADOR RESV"d FIELD 14 13 12 11 10 9 8 : DEC"d 10 • HIGH PRIOR 7 6 5 4: 3 2 1 o Source M AAN INVAL MASTER RESV"d CMD ID FIELD M M BI I<3:0> L Source BI PO L GEN M CHK AN BI CNF<2:0> L M AN RESV"d -FIELD >ACK NO ACK Sa Source BI BSY L M M ______ _ \_------______ 1 ______ M,AAN ______ _ BI NO ARB L I \ ______ 1 INVALIDATE TRANSACTION FORMAT FOR INTERNAL USE ONLY page 29 BI COMMAND DESCRIPTIONS BI CYCLE CIA IA ..... 31 LENGTH. 30 <1:0> 29 28 21 26 25 24 , I , DEC'd IO LOW PRIOR 23 22 21 20 : 19 18 , : 17 BI UNOEF FIELD 16 30 BIT: ADOR D<31:00> L 15 14 13 12 11 10 DEC'd ID HIGH PRIOR 9 8 7 6 5 4 3 2 1 .. .; I o Source BI I<3:0> L Source BI PO L GEN CHK BI CNF<2:0> L' M AAN INVAL MASTER UNDEF CMO 10 FIELD M M M M AN AN UNDEF FIELD ACK >NOACK STALL RETRY Source M M M ______ _ BI BSY L \_------------- ______ 1 ______ M,AAN M ______ _ I \ _____________ 1 BI NO ARB L QUAOWORO READ WITH NOACK RESPONSE FOR INTERNAL USE ONLY BI COMMAND OESCRIPTIONS BI CYCLE page'"'jt}· IA CIA STALL 02 01 3 1 LENGTH 30 <1:0> 29 28 27 26 DEC'"d' 25 ID 24 I LOW PRIOR 23 22 21 20 19 18 17 BI 16 30 BIT 0<31:00> L 15 ADOR 14 13 12 11 109 8 7 UNDEF DATA! FIELD DATA2; . - DEC'd ID HIGH PRIOR 6 5 4 3 2 1 0 : Source M !AN S S S BI 1<3:0> L READ READ Source M MASTER UNDEF ID FIELD M S READ CND STAT S STAT S BI PO L GEN CHK M M S S AN , AN M M S M ACK >ACK >ACK >ACK >ACK NO ACK1NO ACK NO ACK NO ACK NO ACK >STALL STALL STALL RETRY RETRY S S M S M BI CNF<2:0> L Source . M BI BSY L -- M,S ~ S _____________ _ \_--------------------------_/ BI NO ARB L I ______ M,S S _____________ _ \ _____________________ 1 -M~AAN QUADWORD READ TRANSACTION WITH STALL FOR INTERNAL USE ONLY page _3l~. BI C~~'S'pESCRIPTIONS BI CYCLE IA CIA I I I IDEC'd 31 30 LENGTH <1:0> 29-- I II I I 28 21 26 25 24 01 01 I 10 I LOW PRIOR 23 22 21 20 19 18 11 BI 16 30 BIT D<31:00> L 15 ADDR -- .DATAl DATAl 14 13 12 i 11 10 9 DEC'd 8 7 6 5 HIGH PRIOR 4 I 10- 3I 2 I 1 I o Source M AAN M M .. BI WRITE MASTER UNDEF UNDEF CMD ID FIELD FIELD 1<3:0> L Source I M M M ,M BI PO L GEN M M M .M CHK AN AN S S .- ~ ACK '.1 i >STALL STALL I BI at CNF<'}.':O> L I at I A",n. llO ACK, SiS M M M,S M M \---------------___________________ 1 BI NO ARB L I DCTAWORD ' RETRY I >RETRY 'I Source BI BSY L ACt<,.., I llO .. ______ M,AAN M,S M M \ ___________________________ 1 WRITE TRANSACTION STALLED, THEN RETRIEQ FOR INTERNAL USE ONLY SI COMMAND O~~RIPTIONS page 32 CIA D1 1A f31 .LENGTH CIA LENGTH <1:0> 30- <1:0> 29 ~ \26" 25 DECPdI' 24 ID' LOW PR!ft 23 22 \E1P OEC"d ID LOW PRIOR ~! BITI ~ 01 I I ,'~ BI 0<31:00> L 1A 30 ADDR DATAl ~ { 30 BIT ADDR DATAl ~ '" 11/ I ~ ~ OEt"d 10 IHlUH IPIIOR ; ~ :5 14 I 1I ;3 12 I 11 10 Source I I~ Qltjd ID HIGH PRIOR '1 ! ~N N1 l\ .• M2 -*~1 AAN M2 ,( BI I<3:0> L WRITE MASTER WDEP . w'R"ITEi MASTER UNDEF .Iff . F'fELD· :.iCMD:. ID FIELD CMD '" '141 .- M2" i Nl • .:1-Mi' M2 M2 .. Source BI PO L GE ~ Ml AN CHIC rH1 ;AN . M2 :. AN ., M2 AN M2 S2 ~ BI CNF<2:0> L >ACK >ACK >ACK >ACK >ACK >ACK NO ACK ~O ACK NO ACK NO ACK NO ACK NO ACK STALL STALL RETRY RETRY Sl S1 81 82 S2 S2 Source *1;; BI BSY L , .?~1 S1 M2 M2 ____________________ _ \_------______ 1 .Ml \_-~----- ______ I L.~--~-- HI NO ARB L ' M1,AAN M2 \ _____________ 1 ______ M2.ANN ____________________ _ \ _______ 1 TWO L9NQ.~O~.~TE TRANSACTIONS WITH SECOND WRITE ARSING IN IMBEDED ARB FOR INTERNAL USE ONLY ·VAXBI Troubleshooting Flow Chart SELF TEST PASS RUN MACROS FOR INTERNAL USE ONLY Digital Equipment Corporation • Bedford, MA 01730
Home
Privacy and Data
Site structure and layout ©2025 Majenko Technologies