Digital PDFs
Documents
Guest
Register
Log In
EK-BM873-TM-004
2000
34 pages
Original
4.9MB
view
download
OCR Version
2.3MB
view
download
Document:
BM873 Restart/Loader
Order Number:
EK-BM873-TM
Revision:
004
Pages:
34
Original Filename:
OCR Text
BM873 restart/loader dlilgliltiall EK-BM873-TM-004 BM873 restart/loader digital equipment corporation - maynard. massachusetts Ist Edition, January 1974 2nd Printing (Rev), April 1974 3rd Printing (Rev), October 1974 4th Printing (Rev), February 1975 Copyright © 1974, 1975 by Digital Equipment Corporation The material in this manual is for informational purposes and is subject to change without notice. Digital Equipment Corporation assumes no respon- sibility for any errors which may appear in this manual. Printed in U.S.A. The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts: DEC PDP FLIP CHIP FOCAL DIGITAL COMPUTER LAB UNIBUS CONTENTS CHAPTER 1 DESCRIPTION 1.1 INTRODUCTION 1.2 GENERAL DESCRIPTION 1.3 FUNCTIONAL DESCRIPTION CHAPTER 2 INSTALLATION AND CHECKOUT 2.1 INSTALLATION oooooooooooooooooooooooo ooooooooo oooooooooooooooooooooooo ........................ 2.1.1 Start Address Selection 2.1.2 Jumper Selection 2.1.3 CPU Addressing with Volatile Memory 2-1 2-1 oooooooooooooooooooooooooooooooooooo oooooooooooooooooooooooo 2-2 2-2 2-3 2.2 CHECKOUT CHAPTER 3 PROGRAMMING 3.1 POWER FAIL PROGRAMMING 3.2 REGISTER DESCRIPTION CHAPTER 4 OPTIONS 4.1 USER CUSTOMER PROGRAM FOR THE BM873-YA CHAPTER 5 INTERFACE CHAPTER 6 ENGINEERING DRAWINGS APPENDIX A DEVICE STARTING ADDRESSES oooooo oooooooooooooooooooooooo oooooooooooooooooooooooo 3-1 3-1 4-1 ILLUSTRATIONS Figure No. Title Page 1-1 Remote Start Timing 1-2 Memory Read Timing 1-4 2-1 External Interface Circuit Diode Matrix 22 4-1 Sample ROM Program Data Sheet 1-3 oooooo TABLES Table No. Title 1-1 Description of BM873 Versions 1-2 BM873 Specifications oooooooooooo oooooooooooooooooooooooo 4-2 CHAPTER 1 DESCRIPTION 1.1 INTRODUCTION This manual describes the operation and theory of the BM873 Restart/Loader. This option is intended for use with the PDP-11 family of processors. The BM873 ® serves as general purpose loader for processors of the 11 family, ® contains bootstrap loaders for all common devices, ° provides the capability of loading with a “hidden console”, ° permits starting from several sources e.g., pushbutton, Watchdog Timer, MODEM control, power fail, etc., ® gives PDP-11 systems an initial program load capability, ® contains at least four starting addresses, and ® permits the calling of a special user ROM program. It is assumed that the reader is thoroughly familiar with the operation of the PDP-11 processor with which this option is used. 1.2 GENERAL DESCRIPTION The BM873 option is contained on a quad-height, extended length module that plugs into a small peripheral controller (SPC) slot. There are four versions of the BM873: YA, YB, YC, and YD. They are described in Table 1-1. The programs contained in the BM873 can be loaded either from the processor console (Load Address and Start), by a JMP instruction in the program, or by an external contact closure or voltage level. An 8-pin Mate-N-Lok connector is used for the external interface. BM873 specifications are listed in Table 1-2. 1.3 FUNCTIONAL DESCRIPTION The BM873 consists of two basic sections: the Restart Sequencer and the ROM. Figure 1-1 shows the remote start timing. The Restart Sequencer takes contact closures or voltage levels and, after filtering and delaying, sets one of four Start Address Select flip-flops. The setting of one of the flip-flops causes the Begin Load Sequence flip-flop to set; this, in turn, initiates two one-shots to create a BUS AC LO/BUS DC LO 1-1 Table 1-1 Description of BM873 Versions Version ROM Designation Size BM873-YA BM8&73-YB Description 128 words Contains bootstrap loader programs (256 words for optional) (RF11,RK11,TC11, etc.). 256 words Contains bootstrap loader programs several peripheral devices for the devices contained in the YA version, plus programs for the Massbus devices. BM873-YC 256 words Contains bootstrap loader programs for the devices contained in the YA version, plus the program for the DU11 Synchronous Interface. BM8&73-YD 256 words Contains bootstrap loader programs for the TC11 DECtape, RHI11/RP04 Disk, and the DTE20 10/11 Interface. Table 1-2 BMS873 Specifications Capacity BM8&73-YA 128 words, read only (256 words optional) BM873-YB, YC, YD 256 words, read only Word length 16 bits ROM cycle time 500 ns Voltage requirements +5V £5% -15V £5% IO Amax@+5V Current requirements 20mAmax@-15V Operating temperature 10° to 50° C Humidity 20% to 95% 1-2 sequence. The processor responds to the sequence by performing its normal power-down and power-up trap routines. Prior to the power-up sequence, however, the BM873 option asserts 773000 on the Unibus Address Lines. As a result, when the Program Counter (PC) and Processor Status Word (PSW) are restored, the data is taken from locations 773024/26 (nonvolatile memory systems) or from locations 773224/26 (volatile memory systems). Both of these addresses are locations within the BM873 option. The data from 773*24 is 173000; the data from 773*26 is 340, establishing a priority level of 7. The data read from 773*24 (173000) will have an offset address ORed onto Offset Address bits 8 through 1, giving a range of 173000 to 173776. The offset address bits are enabled by one of the four Start Address Select flip-flops via a diode matrix (Paragraph 2.1.1). Each bootstrap loader program has its own starting address, and it is this address that is selected via the offset address bits. In the BM873-YB, some of the bootstrap loader programs have two starting addresses. The first address automatically selects unit zero and the second address selects the unit specified in the switch register. See Appendix A for device starting addresses for all versions. /,.--. /--- SWITCH % P4 ’ { | D) | START ADR SELECT %L"’ - ? BEGIN LOAD SEQ fl__l P BUS INIT L | ] ASSERT ADR 773000 { g K BUSDCLO L N e BUS ACLO L ‘ T‘ - STRB SW ] beeeme e -t —_ CLR DLY K e «LT T‘ -wr -r REC 1 ( l CPU DLY FETCH 773024/26 ——-rrd PWR UP TRAP CPU-BEGIN EXECUTION F OF ROM PROGRAM 11-2408 Figure 1-1 Remote Start Timing 1-3 The following sequence of operations would be typical: ® Close external switch and wait for switch filter delay. ® Assert AC LO; wait 6 ms. ® Assert DC LO for 6 ms; then wait 8 ms. o Drop AC LO and assert address 773000. o Wait for INIT to finish. ® The processor enters power-up routine. ° The BM873 option recognizes the fetch of address 773024 or 773224 and asserts 173XXX plus the 8-bit offset address to the data lines. ® The processor reads location 773026 or 773226 which is always 000340 (priority level 7). ® The processor fetches the next instruction from the ROM in address range 773000—773776. From this point, the bootstrap loader program contained in the ROM has control. (In the PDP-11/35 and PDP-11/40 systems, the PSW is fetched before the PC.) If an actual power fail occurs in a nonvolatile memory system, the BM873 option does nothing, and the power-down and power-up traps work in the normal manner. If an actual power fail occurs in a volatile memory system, the power-up jumpers in the processor are set for 173224. During power-up the processor will fetch from 173224; the combination of address 773224 and no external lines asserted will cause the BM873 option to assert line 1 as a default case. Thus, in this case, the offset address selected for line 1 becomes the bootstrap loader call for power fail. Data is read from the ROM in two bytes. Address bits 7 through 1 are present at all times via the bus receivers. Address bit O is generated on the module. AO is always clear prior to a read cycle. The setting of AO clocks the first byte into a holding register and simultaneously changes the address to gate the second byte to the output drivers. After a delay of about 200 ns, the output gates are enabled and the ROM data is placed on the Unibus. SSYN is asserted about 150 ns later, completing the read cycle. Figure 1-2 illustrates memory read timing. ADR 8 CONTROL __l— 1 MSYN (READ) AY (1) H k RDDOLY (@) H 200ns ) DATATO BUS (I)H J BUS SSYNL —] [ 500 ns OR LESS I50ns [ DEPENDENT ON BUS LENGTH 1-2407 Figure 1-2 Memory Read Timing 14 CHAPTER 2 INSTALLATION ANDCHECKOUT 2.1 INSTALLATION Normally the BM873 Restart/Loader is installed at the factory and this option is added to an existing system, it may be necessary to no further installation is required. However, if add wiring to make the AC LO and DC LO signals available. These signals are provided on the PDP-11/05 and PDP-11/45 processors, and on the DD11-B. On the PDP-11/15, PDP-11/20, PDP-11/35, PDP-11/40, and the DDI1-A it is necessary to ensure that the SPC slot containing the BM873 has BUS AC LO and BUS DC LO wiring available as follows: Pin CV1 to BOIF1 or BO4F1 (BUS AC LO) Pin CN1 to BO1F2 or BO4F2 (BUS DC LO) If the wiring is not present, it must be added by hand-wiring, backplane wiring. using a wire color different from that of the existing NOTE The BM873 option must be on the CPU side 2.1.1 of any bus buffer. Start Address Selection Each of the four external interface circuits has an associated address which must be specified for that circuit to be addressed. Each address consists of a fixed high-order portion (773XXX) and a low-order portion (bits 8 through 1) that is selected by adding or cutting diodes (Figure 2-1). With the diode in, a 1 is placed on the Unibus. With the diode out, a 0 is placed on the Unibus. When adding diodes, a low-wattage iron should be used and care should be taken with the plated mounting holes, so that the plating is not lifted from the (DEC type 664 or IN3606) should be positioned so that their cathodes laminate by the heat. The diodes point toward the gold fingers of the module. Appendix A lists starting addresses for various devices used with the BM873-YA, -YB, -YC and -YD Restart/Loaders. The three rightmost digits of the address represent the low-order portion to be selected via diodes. The diagnostic program for this option contains a listing of the loader program in the comments portion of the Data Compare section. That diagnostic will be updated to contain the starting addresses and listing of future variations. 2-1 8-PIN MATE-N-LOK CONNECTOR L 1 > 2 =9 3->Q 4 >C 5 > 6 >0 750 8 >C A REARAT! IR RNY] (RENRERY I Ll M M [ BM873 MODULE 11-2406 Figure 2-1 2.1.2 External Interface Circuit Diode Matrix Jumper Selection The BM873 module contains three jumpers that are marked with the numerals 1, 2, and 3. Jumpers 1 and 2 are used to compensate for differences between the PDP-11/40 and 11/35 and all other PDP-11 family processors. Jumper 1 should be installed when the option is used with either the PDP-11/40 or the PDP-11/35. Jumper 2 should be installed for use with any other processor in the PDP-11 family. For the BM873-YD, jumper 1 is always installed and jumper 2 is always removed. Resistor R3 is also removed on the BM873-YD. Jumper 3 controls access to an extra 128 words of ROM. When this jumper is cut, additional addresses from 773400 to 773776 become available. For the BM873-YB, -YC, and -YD versions, this jumper is always cut. 2.1.3 CPU Addressing with Volatile Memory When this option is used in computers with volatile memory, the power fail trap address must be jumpered to 773224 if automatic reloading is desired. For a PDP-11/45 CPU, install jumpers W6, W3, and W1 on the M8100 board. This will provide an address of 773224. For a PDP-11/40 CPU, connect jumper W7 on the M7235 board for a binary 1. This jumper will provide an address of 7732XX. The last two digits are provided by jumpers 4 and 2. 2-2 2.2 CHECKOUT The diagnostic program for the BM873 option is MAINDEC-11-DZBMD-D. This program starts with a dialogue and is self-explanatory. As new ROM programs are implemented, this diagnostic may be modified. However, the basic version may be used on all option variations as long as the user visually checks the ROM data following the first pass. The diagnostic contains the instructions for its own operation. The opening dialogue establishes which option variation (-Y A, -YB, etc.) is being tested. 2-3 CHAPTER 3 PROGRAMMING This device is a Read-Only Memory and requires no programming. However, certain factors must be considered in system programming as the following paragraphs explain. 3.1 POWER FAIL PROGRAMMING With the BM873 option installed, the power-down/power-up routines may require modification, depending on the bootstrap used. Use of the external interface causes the power-fail sequence in the CPU when AC LO is detected going low; the power-up trap program is not used, and, therefore, not restored. This is not a problem when a bootstrap loads into core and overwrites location 24, because the new program will set up the power-fail routine. However, if the new program does not reload location 24, the next power-fail sequence (may be real) will find the power-up restore program instead of the power-down routine. This condition can be resolved by the power-fail routine testing this option with any DATI instruction. The combination of this option and a real power-fail will cause the DATI to perform in a normal manner. The combination of this option and the external interface active (causing the AC LO and trap) will cause a nonexistent device trap (no SSYN) to location 4. MOV #1S,@#4 ; TRAP CATCHER CLR @+#6 TST @#173000 ; DEV BLIND? #PWRUP @#24 ; REAL PWR FAIL NOP 2S: MOV (SAVE ROUTINE) 1S: HALT Example 1 The above program works because this option goes “blind” (will not return SSYN) when it has been activated by an external interface signal. This condition continues from the assertion of AC LO until the release of DC LO. 3.2 REGISTER DESCRIPTION There are no registers in this device. There are four flip-flops that can be loaded for diagnostic purposes but they cannot be read. 3-1 B CHAPTER 4 OPTIONS 4.1 USER CUSTOM PROGRAM FOR THE BM873-YA Two etched circuit positions on the BM873-YA board provide an extra 128 words of ROM. To add this extra memory capacity, Jumper 3 must be cut, permitting address recognition of all 256 words. Figure 4-1 is a sample ROM program data sheet that can be helpful in programming the ROMs. Columns 1 and 2 contain the PDP-11 program listing. From the address data in column 1, the ROM starting address can be determined and the offset diodes cut (diode = 1; no diode = 0). The data in column 2 must be expressed in binary form as in columns 3 and 4. (Note that byte 1 is moved to the line below that of the original entry.) The eight binary digits for each byte are then shifted into columns 5 and 6 under the ROM B and ROM A headings, respectively. Columns 7 and 8 contain the resulting ROM address in binary and decimal form, respectively. Column 8 consists of four columns of decimal addresses, distinguished by the configuration of the 2 MSB of the binary address. Each program data sheet contains 64 ROM locations (32 words), hence four sheets are required to encode all 128 words. Therefore, only one of the four subcolumns of decimal addresses actually applies for each sheet, and the other three should be crossed out to avoid confusion. The 2-column checklist between columns 7 and 8 can be used for checkoff purposes, e.g., checking off ROMs as they are blasted. A blank program data sheet is included in Chapter 6 to assist the user in programming the read-only memory of the BM873. Customers who wish to create their own programs can purchase PROMs from integrated circuit vendors or distributors. Some distributors have programming capabilities so that programmed ROMs can be purchased. The following PROMs have been found acceptable: Intersil type 5603 A Monolithic Memories Inc. type 6300 The following PROMs have not been tested but according to the manufacturer’s data should be acceptable. Any PROM that is specified to be “pin compatible with the 74187 should work in this application. National Semiconductor type DM8573 Signetics type 82526 4-1 . _!_ __| 4-2 CHAPTER 5 INTERFACE The external interface consists of four separate high-impedance receivers with 4.7-kilohm resistors in series with each one. A -15 V source is provided through 10 kilohms to facilitate the use of contact closures. The external interface also accepts single-ended voltage inputs. A signal of 0.5 mA at -4V or greater will cause a Restart sequence. The maximum permissible input is £25 V. These inputs are filtered with RC networks and Schmitt triggers and have a time delay of approximately 10 to 15 ms. The signal must remain for at least 150 ms. Only one external line may be active at a time; two or more active at the time of the sample will cause a race condition until one wins, but the result will be indeterminate. The interface connector is an 8-pin male Mate-N-Lok (DEC Part Number 12-09340-01). Five pins (DEC Part Number 12-09378) are required for connection--placed as shown in Figure 2-1. 5-1 CHAPTER 6 ENGINEERING DRAWINGS This chapter contains the 4-sheet engineering drawing of the BM873 (D-CS-M873-0-1) and a blank program data sheet for use in programming the read-only memory of this option. Use of these sheets is described in Chapter 4 of this manual. 6-1 5 | 4 S e st | NOTES: writton permission. COPY R GHT DIGITAL TPMEN 1121 TION 3 3| REF 1. E4MUST BE AN 11380 PART NO. 19-11113. : 5 3 | L /o) & o/ 0/ |£:5L J IRE éaij CiL QEJ ' € fi fl cal A al ' 3 S8 2 ' T £ c21 ""“8alalo Te 26 %0 : _ ' ; : : 3y ! € s5Qr , Te 21 §T§§T§T53T8H gi : a Te 8 o QY : ; : l 6 4“1 ' a 8. .44 3 40 s ‘ fi 30 3 35 20 Caa | 30E | @ , € ;{ , | 25 "y - | 20 a2 £ . 17 b £ . 12 £7 . :3 22 CAP 3.3 UF 20V 10% TANT 4] 4| 4] cSe-c59 S| 5| 5| |t Yo 39 + c29 Y :vcu’ 34 in 4 c24 mg € 3 V:@ 24 ] o9 ._Q_lb‘. ¢ £ e % £ ] 6 ' ' _Qfi_# ' £ 6 o mv ~ 38 €33 A * o 33 5 £28 c23 28 23 s &l ci18 - < 8 E' mgfl ' 5 a Cio a L5 54 ' T 10 S| L F 3 - 10.94 FBS, 07 3y | osa RI3-r19,RS3 -R18, RES 10K 1/4W 5% 515 R46-R50 RES al-a4 TRANS MXAASS 33 & |2 + 3.6V | |1 5| 2 SPLIT E6,7.8,9,13,25 ] 8 16 IC TYPE GND | +5v - 74187 2 g o) RD-135A DEC FORM NO. IC PIN LOCATIONS 8 ] '{, ol @«; GND AND 5V ARE USUALLY PIN 7 AND 1 ¢| RESPECTIVELY EXCEPTIONS ARE STATED ABOVE 3 w u = B~ LYY { (@] °§b.m. " X¥ 7 [ 6 ] A dalt | 3 | 5 1 4 29 30 HANDLE FLIP/CHIP MAGENTA 8008337-06 3 1.C. 1805575 32 1805576 34 1905547 » 7400 1309686 s 3% E40,41,42 1.C. 14123 1910436 37 E11,12 | .C. 14175 191088/ 38 E1,2,3,515,24,28,38 |.C. 8881 1908705 39 I.C. 8815 1809713 40 | 8| | 5 | E22,26,27,32,35 7| €4,10,18,23,33,38,39 |.C. - E16 1.C. 14187 el 11380 1.C. 74187 1911113 4l 23044-A2 42 23045-A2 Q i . FRCTTE = % -]Eic HEEEE 1C 74187 23C90-A2 |45 ' -1 I1C 7487 23091-A7 iG PART NO. Ny PDP 11 1 =] Ylary 1C EIS 74187 23U89-Az REF DESIGNATION ETCH BOARDREV | C | DESCRIPTION PARTS LlST 11 DRN. ' y y - > K Oud 15%,& )T NIRol5 ® DAT, DEC NO. EIA o E:)A ::OT'OR CONVERSION CHARTA SEMICONDU 3 NO. MAYNARD s 6{_1)3 (229~ B-DD-BM®87 3: -0 |smcooe SCALE NOMWE D SHEET ' 2 ) Of & 1 EQUIPMENT /2 ARESTART EXT HIGHER ASSY 3K [ 44 BnamnCORPORATION |'nf |DATE , _ . DEC NO. -A -] PYER 4 EZ o 9008735 1905578 (S]] 813 x 20 8008732 I.C. 1474 hgmgg - WK 21 9007992 I.C. 7430 5 Qi XS| 25 26 EYELET |.C. 7404 E14,21,30,37 als FIRST USED ON OPTION MODEL 87‘ 1302485 1810706 s AT Bz « 24 E29 : ET) € wl 23 1300479 9008401 -4 |.C. 7410 \ / 5% 1300447 1| 12 | 2| | o[BT A'\: o< E] §g 8 | e 1/4W 5% SCREW NYLON Ty ol ' 11380 18K 1/4W 20 3.:._—_,:: = 7423 4.7K E34 |3 | 1/4¥ 5% ! 3 |5 1K NUT HEX NYLON — 1 | <=1 CCZ., DCZ’ —-15V RES 2 2 -1 CSP - T R2I-R28 414 | 4| Ece, FCz .8 | 8| |4 | 4| b GND .plale | BREEERER "l' D&Y | 18 &8 | 8| | 6| ER2,FA2 19 21 |6 l cq-c‘THEuCOAl 1300271 1300228 RES 220 1/4W 5% 22 4 C l <l THRU C42 oam cas D RES 100 1/4W 5% 18 1300385 A6 VUTSRPNMLKJUHFEDCBA 17 RES 711 VUTSRPNM LKJHFEDCHA 1209456 1203340 mi-R12,R20 |86 ) VUTSRPNMLKJHFEDCBA PINS CONTACT CONNECTOR 14 13 13] 130 | 8 ) 1000078 1100114 131 8|8 L VUTSRPNMLKJHFEDCBA CAP 38 UF 10V 10% TANT DIODE D664 3 1300316 |6 o 12 1008308 1300285 2 g N 1005334 RES 470 1/4W 5% £ ¢ 1002431 RES 330 1/4W 5% 212 L 10 9 R29-R38 2 : 1001778 8 fiz-g 33 ' 1082180 CAP 6.8 UF 35V 10% TANT R8I 7 1001810 BEREREL &8 FRS, fok¥: C46-CS0 v]| 1800024 CAP 2.2 UF 35V 10% TANT ceoce s 3 8.8 4 [k} 2] 4 1900009 1006016 .15 UF 35V 20% TANT CAP CAP | UF 35V 10% TANT I R 5010702 B-MH-MB72-0-6 | 3 CAP .01 UF 50V 20% DISC 91 9] 9 R3T-M45 c3 ETCHED CKT BRD CAP 470 PF 100V DN BEREREE éz D-AH-MA7Z3-0-5 | 2 L 1 | 1] cea c54,55 5|5 ]| s edv ! K-CO-MB873-0-4 | 1 CAP 33 PF 100V DM CAP 100 PF 100V DM 33| 3| c62,cs3,c6 43| 43| 43| D1-043 YUASIFII A G cap 2 ] 212 | 2| r LOCAT! ASSY/DRILLING MOLE LAYOUT MODULE ECO HISTORY 4| 48| 48| C1-Cc45,C53 [ ' <8 - ' Ji 5 a3 jh.n m . b 1 | cs1 L v | 1| c52 212 2 | ©65.C68 @ : cs figggg‘fl ;4 Q g e 31 % . - 26 e fl oz Vg : | a REF|REF | REF —Q gfiflfi - REF |REF [ReF 4 ', ‘ = ‘ T-ZE78WET]2 | REF|psr|REF 4 r__fi:fi__j - S/s/s I 2 , [3] NS ] L] | ' — - MASSACHUSETTS LOADER NGMBER IS N; 81731 A DIST. L — TlT l T 6-3 1] (i v AN | NUMBER 6 M873-¢-1 7 D 1 SIZE |ICODE 3 This erawing and specificetions, herein, are the prep ——— | [T TPsn Ega) 2| “THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION L NOT BE REPFODUCED OR COPIED OR USED IN WMOLE OR I PART AS THE BASIS FOR THE MANLFACTURE ?UYMGH% rom;u. EQUIPMENT CORPORATION" D C # r—— kéo —— ¢S R ZM- @ = B 805 50 B WORD LISTING OF YB ROM CONTENTS :B-AP-M873-0-14 | 5¢ WORD LISTING OF YA ROM CONTENTS . B8-AP-ME73-0-9 | 85 ——r ROM LISTING FCR 23092 AZ IRYYERYE ) E2Q REF DESIGMNATION A "TK-RL-M&73-0-13] 54 ROM LISTING FOR 230921 A2 A-RL-M8BT73-0-12] 53 ROM LISTING FOR 23C90C A2 K-RL-MB&T3-011| %2 ROM LISTING FOR 23089 A2 K-RL-MBT3-0-0 ROM LISTING FOR 23045A2 K-RL-M&73-9 8|50 ROM LISTING FOR 23044 A2 K-RL~-M8T73-0-7]49 JUMPER IC74187 9107560-1 23092 -A2 DESCRIPTION PARTS 51 48 47 PART NO. e NUMBER REV. LIST REVISIONS CHK | CHANGE NO. | ReV. SIZE TITLE RESTART SCALE | DEC PORM oRo 138 w0 —— | 8 6-4 LOADER “[sHeer 2 2 oF 4 DICS| M873-@-1 ost.|[ I J 1 1 L ] C 1 L[| A | X o ggy SHALL NOT B¢ REPRODUCED Of COPIED OR USED IN Lt orlrwwnac?mmmmmusmu 973, DIGITAL EQUIPMENT CORPORATION" l s 4 7963 s | 25 DATO H 5 | G 12 2 D s 7.?3 q D2 BLIWH 3N g e P BEGIN CLK H 2 L \ BLS (&) H R 2% Mms 13 2 > DCLO L I Ea) 1K 2 1y @I ALL B4e | SAS & (K SAS3® | CLR SA Pz I e DCLO Ce4 _chg»svm—_@?é-,oi_ E42 olue L arppe = \2 3 C G .34 CLR SKA CLE SR FLOPS H < il D30 porL DA DUA D27 D26 2 saai\| €3¢/ +5V —'\Mr——] 22 iK 2s. Pa— _TTS FLOPS H SRS 1 <O M RS\ @ S 3UH A NI VWA~ qQl| +3V 5 MX A ASS D24 D23 D2 Dl X« L2 Dot \ rRe2 SAS 3 () H ¢ E36 EJ BOS 794 3SYN L 2 D = £\<z> q ] SAS @ D26 é \_J Csli Dq REC & [ DATO #24 L STRE SW H P CLR Sfisfiéo, Smg PWR UP CLR L 3 19 ]8815 SAS 2 U H REVISIONS SRS :Q( CUNNPNNNY s e 2] ES > 74? E oap 4 12 ) €271 Cig DGA Dt D9 DAl 4 D7 Do D&G RB1 IK 4 MXA ASS B (YW — 3 Dol D) Da4 4 D3 b2 D664 o, &' z ; R?a \ R37 2] 146\ S TR D E3 L S [o [N DATI H 773 ¥24 A 7400 ) & 22¢ D5 -§ - ,Pa I3 \\& 4 . i DI - D8 +3.6V g:é s Ed L 2 DI3 q 2474 easi\|3 RD DLY (@) H DI4 Ol 1 DAy ' 47K o -Zzz‘;fi SAS 4 Q) H <59 PP NS Dis 771 Q3 D) 2.2ue T | B g 2 DI7 - Die 49K + ©AD & 22¢ = ka4 g7 1gK 144 | 2]|E8 DGiAH p— D12 S RIG A DI8 (DKW 3X Dacd 036 DIg - +5vV . DA o 770 MX A RSS SAS 2 E\))H Y YOX:! ' DCLO L = i N[22 ’ RG 1K SRS 1+ (VN 3 33IP€ T CLR SA FLOPS H gg‘x 1 e i . 3lc 3 QJD-— p— [ D.M.ME— = 888\ 4 L Q66 I 47¢ PF. > 1K 12 Yo 17a¢a\. & = - :fi & PF oS . &ifi +3.6V q 3 3 bW gfi =13 229 o 1P | 3 13 oD EN OFF ADR H H TITLE sizelcood NUMBER REV / mn ) 8 O DATA To BOS ()L c52 ] E— +SV RERD L — o D28 SRS & COH D42 DEC FORM NO Ygg ane‘ N2 Y casglg i D3 1 I X 1:3%“ IM3Ple )2 - —L_zl)_ DA SAS 20 H 3.3 D2 CHANGE NO. | rev [‘77{'%”/5/” IW/ Dl Re4 229 18K A St E‘Zf Bé& Dlwh CHK g— = EWN) DATO ¥ 24 L — FLOPS D3¢ +3v c53 2|R 4ra% sP2 I| DA QN POULSE MM RD DLY (HH %—' MX ARSH , (\H Ra7 PWR UP CLR L - SRS1 () W G MS +3v ( RERD H — BEGIN <LK WM SAS2 (HH I _7453@_2_ +3v DEFAULT ADDRESS FEATURE 18K R4 2PMS= 1.il5 R3 TO DELETE | 3Q00}3218 cc| BN OFF ADR H 3.0V . C85 | A TB 1S oms - f" 7 r) AIGWNN REC R5¢ oPa sS 18K ~2=78W3q] 2 | SAS 4 @D +5v 1L - [3] Add i Rq ¢ D39 18K | REMOVE ! ! € (L 1K [‘:} 'S Q e |75 :E—-{ 2\ 74123 4 C]‘VB +3V—l@74\2_3 e Cel @@L SRS 3 PWR UP CLR L +3y | Ad€ PWE OP C LR L +5v SAS 2 ¥i ! c54 & R4 E4cd 3 3 +5v = [ SRS+ @)L 13 Y o - 4 sy +85vV X ) v DATO ¥24L 773 %28 u [ ce® . 3-34C nam 1K PROPER COPYRIGHT 6 [c | 7 SCALE ————— 7 6 5 1 4 3 ] | |sHEeT 2 3 ofF 4 ost.] T I T 1T 1 1 1 | | N A2 | [oks M873- g-1 8 ! | 7 ; | “THIS DRAWING AND SPECIFICATIONS, MEREIN, ARE THE T 3 et o o i OR SALE s OR IN PART AS THE BASIS FOR THE MANUFACTURE BUS INIT : oLl 4 [ PWR UP CLR 1380\ 3 T MSYN ey RUS | . g_8 .S / Bk = BULS " _ 4, ¥/ w3 é 743 E29 -~ INSTALL JOMP- 47K z . - + 5V | hom W WORDS | Roe W 128 NEND |RN E.: | ON YA ALWAYS| p@s H 8815 \ & E32 REMOVE FOR | pnga 1 —2 LB VERSION A BJz G EV) Bos Db 194 E3& B0S AGS Ey_‘- A Q ' E38 EV 4 EVg) =0 8US Re3 5 | 1280 . E38 EFR] q g BUS R®2 ER 138D\ 14 LY E23 —1—(, 2a0\2 BOUS A\ EH) 7 1'e5s TN2 =i 3ed) 5 ,BUS De3 crz2|9 H36¢ 14 B D¢3 H asai 80shpaDP2o covz il124 N8BS 1% B D2 TM s 888, |ES ARG H 54 E'® & Dbl H R®2 H — A®l B\ 0 RGY L [ | - A®T H e i H¢(\) H 5 EK2 BUS M3 R Ao W Ag L —_— — —_— 2 —_ _— AdG 1 RS ey p®—rom z)id APS 1S APTH —HA7 \ A¢,Q,!H ___a ARG — -_ Sfa H—2{rd M1QY P—rom 1 /g MO PE— pom @/a |ENBI_ENBD 4 Y13 = = — - -D— AGTIH —24A1 APSY H AP3I H A®2 H AH N\Q([)"\rl +5V 2 cn2 aes\ |3 CH! AAA — R1Z Dl BUS D1t D Qe BUS KM gus DIé +SV 1K 2 D R! aas! Jo—— M2 8us D7 oles Rl Q1 I A/ +3V saal G4== Gk - - } | | e w3 (D P——ROM /IS|R¢&.{H - S MzP-2—rom o/i4 P pud Aa M l) b l ROM2)i% A 41 Tau [ )— ENBL ENSD| \qil3 o e il 122 R2CY 1Q m3MPS Blon \ -MN—— + 35V I R3S 471G AAA~—— +5V oAD 2 L { AoH —3{Rd MBI PIE —pama)iz ' A8 L \4_%3 ENB) ENBS - e L e l )| ' ‘ [ R3e 47¢ or R4RIO & . 1@ oRD AD | L 3| d o sammad < |_SN2 aus oe ‘O — _ e o gasl )} | €S <02 8US Da | en/ g cs2 a| ES gus D7 8 7 EN DATH To BUS B S 2 ¥ ¥ OR EQUIVALENT AN vS bb I €S | 13 crZ 8vs 12f 388 EG —= - 5532' 0 A () H ' 45V RI® IK GRANT JUMPERS MB73-YA l E19,E2d8 IMMI G:3OOJOPT\ONAL Dsz oPe bL2 MET3-YB | E19, ' €20 | 14187 EQUIV.OR |’ owUIRED DM SEE PARTS LIST DN2 TITLE -, > , cP2 o & pt c<12 gus b3 go~ a3 A4 EC RAW® S | l , P ‘ 2 ; 3e LE MmO pE—roM S/ | —he 31y 7 o RoOM I Tl adrH—n2 ABIH —2dA 2om 5 G Mo P iz oM | haod N | q ~ REIH —=A3 AM—— 2?‘;_5 ey +5V 36 2 5 5 Eége\ —2Q Ee OAD B L IR TM3P 3 N R2 @) a L R3Q a—+sv 479 | aasi\ | ClLe2 8us D8 c 3;)————— Clp2 R20) E\G 5 M P———RoM 3 3 A3 4 gt ¢ 5 CKZ o s b9 6,4 "4—(:7-7 gE2pX¥ q ez T BUS Ri® OPTIONAL ON YA VERSION ONLY R2Q 41¢ ROMSIS R N ‘ 6-6 NY A\ W —Glg, AT P 3l A2 | heac , Ty e QRS s | A2 H ! |7('.’ ot = L1 T\”:’/ 4 Piq XK ¥ -l A4 | | | Rev —_ o C ABA H AP3 H CHK| CHANGE NO — | I R®S H REVISIONS e 13} ROM /15 ASSH —ERS pyHi® ROM i&/ 14 AGGH —2{ne 4 Exi EP! @b ac A DG | —21{A RPYH < | APe H A AT H —13gr a H D < ama) g o2 Rom 2 /19 — 74193 B2 -B- 8a8:\ ¢ ERI BUS RA®NQ _@——‘ | CZ 5 2| E28 - & 121 g 54 N4 &7 ¥ XK | EC) RUS RI2 aaal ) — I BUS 1) E24 >ase BUS D@I BE 3 11386\ 3 Rom 31 \ see)\ sl D cF2 aLs DI \J ‘ a ——— ROM @/a '3 EE2 Bos AlG —{asa 2| =E2e L 12] &2 [ K D4 UYqapa A < 7 1 JE3q e ,]:ccz = RoMm 412 2 L clears Aa 973 DATA TO BUS (DL AFTER R 383 MS = 8881\ ig ED2 o oo . BUS R 4 ELIZHB& 3 f 20 =93,% 24 H E3S © BUS B. 4q H3ABRB\ I 3quL¢ ¥= porR2 > 2885 |\ % 2 APl R A A4 \A T3¥ eeH | L——"—- &E&\? 4 EDY ROS AL ——— PP S Aoy —24 & ' 1 sas Rom 5/13 ——o ‘!‘L%DG— \ REC L RS3 1BK é Rl : C B H—2< 3 +5V K BLS — e\ A4 45 _[—“9,4-,4\ = g 5 ‘—1__[- ;: Deed U ILV —= I D4 prre—— H%@& o jb_LS_(_q;\_H , L1578 2 ShE AR 4 1] 48 i9 R\ DCLO PULSE — KR W\ FOR i\|ag,,w2 §| Wi W Z FOR |1/20, 115, ¢ CATO = JISWON C 44 .0l . € | NOTE: ! £27 BL- (3T T=7=rrew o A3y +3v EL2 DEV SELECTED [——Q” | ) ey 3 eos koo 222 3B\ 3 . EC2 54 e1&8 T ; iy a7 = 2 EI& R I7 Dt 7 Bes- D e 2 E3G ceS | saut : W DR2 A | Dseg bT2 :l RESTART /LOADER SCALE —+——F— [sHeer 4 ofF 4 SIZEJCODE NUMBER REV. D[CS|M87 30 -| ost.[ T I I 1T | c | | | 6-7 M ~€9LT1161ST |A“ o1011ojolrtT_60b859S1s8z7au14di!|981||o4vseyz ' S ) A Y S S S O I ) ) 1pY|.11M“|m:M“|_w_||ejeq 34g_.1,-A4g.|0., 017C¢ 01¢7Cc¢11100100l0101L11010Z0o100€1{00E0ld0ooo0oobllf1lt01tots0o~_tT_~_~v 0[69€L¥7b006oS€¢T721Tl30S79_ 1e€s10698.b<€069+S6oé068388O99L||[||||6sLsS€<1s06Lpv0€v1s6ssovbS7e2zctIl1t1l|lI[IT1i|||||||€e1968s¥L2€[80b86L€221t1I1100t671l¢TzCCZzC01S1s3ayIjpopJea"1y}SI] .|w]»:m!]{_|) 100T10I001TT10100oOl1l11o~I~____ 6sR0€ILS4bIv68¢1S€1S4btty%¢€€3 ovL¢<T1689Ls1<zoeiI600oLol1ldl1lrllt||||]||o€L6s€<16o982Sv1|<s8cLLt99rt11ll11|||||||s(wIOe6L9s1c€Z0(gsvb€c2c2+tCzezzZCzTcXCTz ]m| 1111olo01~I 12L996 s1o0c9Ot1Cz|eo86|Il||ep86svzC _10ofor 8L¢l 2[63 |9PSl1||0602T ~01001 oo[lti_ g€IP11l 88LL |||L |< ov¢1ll |v |6 || 0S9€001zC7 I OTo ZS 91 08l|bz | 1I0010o0fl1o o€F oO9I61 |v0L9I|1||8vTz !« ! !| 3 I s o y ) 3 u o j o I n o j W O Y w e s d o r g e r e q 1 9 y s — ' € © p i o m ¥ o l g 4 A A A wTTesTS0oiTm__|gT/Sun7sTryT[T TT [TB3[5T01S TT WOd.4. WOdV. 101W0O0Y01IpooPllYtoo~~~ 930L6bl¢L 998€L1¢LLL99||||dLos1e9veLlT1l0|||||b2e69s9O066LZ7l1 na} _ SSazIppySiig€L%9 p 123yg Jo b APPENDIX A DEVICE STARTING ADDRESSES BM873-Y A Starting Addresses Address 773000 Device Type RF11 DECdisk 773010 RK 11 Disk 773020 Transfer to address contained in switch register 773030 TC11 DECtape 773050 TM11 DECmagtape 773100 RP11 Disk Pack 773144 RC11 Disk 773210 KL11/DC11 Console TTY Reader 773230 TA11 Cassette 773312 PC11 Paper Tape Reader BM&873-YB Starting Addresses Address Device Type 773000 RH11/RS03 /RS04 Disk (Unit zero) 773002 RH11/RS03 /RS04 Disk (Unit specified in switch register) 773030 RK 11 Disk (Unit zero) 773032 RK 11 Disk (Unit specified in switch register) 773070 TC11 DECtape 773110 TM11 DECmagtape 773136 RF11 DECdisk 773150 RH11/TU16/TMO02 Tape Drive 773212 RC11 Disk 773230 RH11 Device Combination (Unit zero)* 773231 RH11 Device Combination (Unit specified in switch register) 773320 RH11/RP04 Disk (Unit zero) 773322 RH11/RP04 Disk (Unit specified in switch register) 773344 Transfer to address contained in switch register 773350 RP11 Disk Pack (Unit zero) 773352 RP11 Disk Pack (Unit specified in switch register) 773510 KL11/DL11 Console TTY Reader 773524 TA11 Cassette (Unit zero) 773526 TA11 Cassette (Unit specified in switch register) 773620 PC11 Paper Tape Reader *If the TM02/TU16 is selected, the value in the console switch register is the position of the TMO02 on the RH11, instead of the unit number on the TU16 drive. The slave unit number (number on TU16) should still be zero. A-1 BM873-YC Starting Addresses Address 773000 Device Type RF11 DECdisk 773010 RK11 Disk 773020 Transfer to address contained in switch register 773030 TC11 DECtape 773050 TM11 DECmagtape 773100 RP11 Disk Pack 773144 RC11 Disk 773210 KL11/DC11 Console TTY Reader 773230 TA11 Cassette 773312 PC11 Paper Tape Reader 773400 DUI11 Synchronous Interface BM873-YD Starting Addresses Address Device Type 773000 Transfer to address contained in switch register 773014 TC11 DECtape 773304 RH11/RP04 Disk 773534 DTE20 10/11 Interface A-2 Reader’s Comments BM873 RESTART/LOADER EK-BM873-TM-004 Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications. What is your general reaction to this manual? In your judgment is it complete, accurate, well organized, well written, etc.? Is it easy to use? CUT OUT ON DOTTED LiNE What features are most useful? What faults do you find with the manual? Does this manual satisfy the need you think it was intended to satisfy? Does it satisfy your nceds? Why? Would you please indicate any factual errors you have found. Plcase describe your position. Name ' Organization Strecet City Department State Zip or Country FIRST CLASS PERMIT NO. 33 MAYNARD, MASS. BUSINESS REPLY MAIL NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES Postage will be paid by: Digital Equipment Corporation Technical Documentation Department 146 Main Street Maynard, Massachusetts 01754 DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS 01754
Home
Privacy and Data
Site structure and layout ©2025 Majenko Technologies