Digital PDFs
Documents
Guest
Register
Log In
DIGITAL-7-55-M
May 1966
18 pages
Original
0.6MB
view
download
Document:
MAINDEC 702R ExtMemChkbd
Order Number:
DIGITAL-7-55-M
Revision:
Pages:
18
Original Filename:
http://bitsavers.org/pdf/dec/pdp7/DIGITAL-7-55-M_MAINDEC_702R_ExtMemChkbd_May66.pdf
OCR Text
1.0 IDE NTIFICA TIO N 1.1 Maindec 702 Revised 1.2 PDP-7 Extended Checkerboard 1.3 May 16, 1966 r=l 171 Ma i ndec 702 R Page 1 2. ABSTRACT The PDP-7 Extended Checkerboard verifies the performance of from 4096 to 32,768 words of core memory and its associated logic. Memory is exercised in 4096 word increments with four test patterns and their complement patterns. The program resides in the lower addresses of the first 4K of memory and relocates to enable exercising of that region of memory. 3. REQUIREMENTS 3.1 Storage The program, when initially loaded, occupies locations 0020 to 0474. 3.2 Subprograms {None} 3.3 Equipment Standard PDP-7 with 4096 to 32,768 words of memory. 3.4 Misce"aneous {Not Applicable} 4. USAGE 4.1 Loading The binary tape is punched in HRI mode. Ac. J'~ Set the AC switches to 0000008 . ftoPRJ,:sr- 5~ Set the Address switches to 000208 , If extended memory is to be tested set the EXTEND mode switch up; otherwise the switch must be down ."t Place the HRI mode binary tape in the reader. Press READ-IN. The binary tape is read in HRI mode. At the completion of program load, the test will determ ine memory size and initiate memory {see section 4.4 for Start-Up and/or Entry} . NOTE: With the EXTEND mode switch down, the PDP-7 Extended Checkerboard may be loaded into any of the extended 8K areas and only that area wi II be tested. At the time of load, with the EXTEND mode switch down, the ADDRESS switches may be set to any of the following octal settings. HRI LOAD ADDRESS 00020 20020 40020 60020 TEST TEST TEST TEST 00000 to 17777 20000 to 37777 40000 to 57777 60000 to 77777 With the EXTEND mode switch up, the only address the program may be loaded at is 00020. Me i ndec 702 R Page 2 4.2 Calling Sequence (Not Applicable) 4.3 Switch Settings 4.3.1 ADDRESS SWITCHES Loading Address 00020 (or see section 4.1 for loading into extended memory and not in EXTEND mode) . 4.3.2 EXTEND Switch Up - to test extended memory with Checkerboard in the first 4K . Down - for a II other cases. 4.3.3 AC Switches Up - Suppress writing the corresponding bit as a 1 in memory and do not test that bit for fai lure. Down - Include the corresponding bit in generating patterns and test it for failure. 4.4 Start-Up and/or Entry When the Checkerboard program is read in I it is automatica Ily started at address 0020 by the memory sizing routine. The first 4K of memory tested is addresses 10000 to 17777 (or 0400 to 7777 if on Iy a 4K machine). The program then relocates to starting address 10020 (or 7420 if only a 4K machine) and tests the lowest 4K of memory I addressing 00000 to 07777 (or 0000 to 7377 if only a 4K machine). The Checkerboard wi II have one of three addresses for restart I depending on mach ine size and where the program was located at the time it was halted. Set ADDRESS switches to 00020 7420 or 10020 AC switches - down - to test all bits - up - to suppress testing Press START NOTE: The above addresses are also relative to the 8K of extended memory into which the program is loaded. 4.5 Errors in Usage The following halts occur in succession for each error: HALT 1 C{MA) = 00225, 07625 or 10225 C{AC) = contents of fai led register Ma i ndec 702 R Page 3 At least one bit in the memory cell just examined was not in its proper state. Each such bit in error appears as the complement of the majority of bits. Suppressed bits appear as Os even though they might be ls in the memory location. For example, if the contents of the AC = 777767, one of two conclusions may be drawn: Bit 14 was dropped on the first read/complement. Bit 14 was picked up on the second read/complement. Or, the contents of the AC = 000010 bit 14 cou Id have been picked up on the first read/complement or dropped on the second. Press CONTINUE: HALT 2 C (MA) = 00227, 07627, or 10227 C(AC) = address of the register causing the previous HALT. Press CONTINUE: HALT 3 C(MA) = 00231, 07631, or 10231 C(AC) = control word used to generate the current memory pattern. 4.6 Recovery from Such Errors HALT 1: Press CONTINUE for next HALT HALT 2: Press CONTINUE for next HALT HALT 3: Press CONTINUE to resume testing 5. RESTRICTIONS The EXTEND mode switch must be down if 'the Checkerboard is to be loaded and run outside the first 8K of memory. Ma indec 703 Memory Address Test shou Id run successfu lIy before th is test is attempted on an unknown machine. 6. DESCRIPTION 6.1 General The PDP-7 Extended Checkerboard is designed to worst-case test core memory in 4K increments with the minimum possibi lity that the test itself be destroyed by a memory malfunction, and to test memory from minimum to maximum configuration. HRI binary is supplied as an aid to loading the program with a minimum functioning hardware requirement. At the completion of program load, the memory sizing routine determines if the area the program has been loaded into is 4K or 8K, and adjusts addressing constants if only 4K and Checkerboard is started. If 8K, EXTEND mode is tested and if a 0, the Checkerboard is started. If EXTEND mode is on, the program determines extended memory size and makes two JMP modifications to the basic Checkerboard so that the extended memory test wi II be moved out of the way and back again wh ile the first 4K of memory is being tested. Maindec 702 R Page 4 Memory is exercised in 4096 word increments. Each 4K of memory is fully tested before the test proceeds to the next 4K. A total of four patterns and their complement patterns are generated, exercised, and tested in each 4K before proceeding to the next 4K. 6. 1 . 1 Pattern Description The Extended Checkerboard generates and exercises four basic patterns and their complement patterns. These patterns would appear in a bit plane as follows: Pattern 1: x x o1 2 3 o y 100 2 o1 1 0 o1 10 3 1 0 0 1 1 y o o1 2 3 o1 1 0 1 2 3 1 0 0 1 1 0 0 1 o1 10 Pattern 2: x x o1 2 3 o1 2 3 o y 1 2 3 1 0 0 1 1 0 0 1 o1 1 0 o1 1 0 o y 1 2 3 Pattern 3: y 1 2 3 1 1 0 0 1 1 0 0 o0 1 1 o0 1 1 o 1 2 3 o y 1 2 3 Pattern 4: y 1 2 3 1 0 0 o0 1 1 o0 1 1 1 1 0 0 y o0 1 1 o0 1 1 1 1 0 0 1 1 0 0 o x o12 3 o0 1 1 1 2 3 1 1 0 0 1 1 0 0 o0 1 1 x o1 2 3 o 1 0 0 1 1 0 0 1 x x o1 2 3 o 010 o1 1 0 These patterns are generated by a common routine that produces them by using a different 18-bit control word for each pattern. Bit 0 to bit 15 of the control word generate 16 consecutive pattern words. If a bit is a 0, a word of aliOs is written into the corresponding memory location; if a 1, a word of a II ls is written. In bit 17 of the control word, a 1 indicates that the pattern complements on X addresses 100, 300, 500, and 700 (see patterns 1 and 2). In bit 17 of the control word, a 0 indicates that the pattern complements on X addresses 000, 200, 400, and 600 (see patterns 3 and 4) . Maindec 702 R Page 5 The control words used to generate the patterns are as follows: 6.1.2 Pattern 1: 463145 Pattern 2: 631461 Pattern 3: 631460 Pattern 4: 463144 Test Description Each of the four patterns and its complement pattern is exercised in the same manner. First, the pattern is generated in the memory area being tested. Then, each memory location is individua lIy read, complemented, read, and recomplemented to its origianl value so that the area being tested still contains the entire pattern. The results of the second read are tested for all 1s or all Os. Then, the pattern is regenerated and each memory register is read; bit 17 is complemented, read, and recomplemented, and the results of the second read are tested for all Os or all ls. The pattern is regenerated and bit 16 is tested, then bit 15, and the process is repeated until bit 0 has been tested. 6.2 Applications The Extended Checkerboard is designed for a minimum of manual intervention in completely exercising all available memory. Most other applications require manual intervention and the changing of the contents of specific memory locations. Some of these applications can be accomplished as follows: To Select a Single Pattern: .To exercise memeory with only one of the four patterns it is necessary to change four memory locations so that they contain the same control word, i.e., all four memory locations should equal 463145 to exercise pattern 1 only. Addresses Current Contents Pattern 0271 0272 0273 0274 463145 631461 631460 463144 One Two Three Four To Prevent Program from Relocating: At times it may be desirable to exercise a single 4K memory module. In the case of a PDP-7 with only 4K of memory, one may want to only exercise addresses 0400 to 7777 or only addresses 0000 to 7377. Th is may be accompl ished by using one of the following two procedures. NOTE: The first 4K of memory tested after program load is addresses 10000 to 17777, (or address 0400 to 7777 if only a 4K machine). Maindec 702 R Page 6 To lock the program into exercising only upper addresses: Press STOP (immediately after loading). Set ADDRESS switches to 0046, 20046, 40046, or 60046. Set AC switches to 600020. Press DEPOSIT (up). Set AC switches to 000000. Press START. After testing the first area, the program relocates itself to starting address 10020 (or 7420 if only 4K). This move can be detected by watching the PROGRAM COUNTER indicators. Bit 2 of the PROGRAM COUNTER will light after the program has been relocated (or bits 3, 4, and 5 if only a 4K machine) . To lock the program into exercising address 00000 to 07777 (or to 7377 if the machine has only 4K) Load the Extended Checkerboard with all AC switches up. Watch the PROGRAM COUNTER until the test has relocated itself. Press STOP. Set the ADDRESS switches to 10046, 30046, 50046, or 70046 (or if only a 4K mach ine to 07446) . Set the AC switches to 610020 (or if only a 4K machine to 607420). Press DEPOSIT (up). Set AC switches to 000000. Press START. Since the Extended Checkerboard can be loaded into and run from extended memory by loading with the EXTEND switch down, these procedures may be used to test any 4K of extended memory. 7. METHODS (Not Applicable) 8. FORMAT (Not Applicable) 9. EXECUTION TIME Approximately 53 seconds for each 4096 words of memory . Ma i ndec 702 R Page 7 10. PROGRAM 10. 1 Core Map (None) 10.2 Dimension List (None) 10.3 Macro, Parameter, and Variable Lists (None) 10.4 Program Listing / f..l f) P - 7 tIE MnRye HE. C K t, R BOA R 0 4 K 0 R 8 K A i\J 0 EXT E I\J 0 E 0 ME M0 R Y dllCU''J 26~ I~L)L(JO,.J l~H~"'>HU 20 32 247 \j CHt<:tiL..; Ci\jTROL celF IN 1 CUI..Dn~) C ') MEMl) I) M PEN LJ ~-l;HrKx ~-i\JULrH ~' u llf~ K X GE !\jPA I GI:1PAI Gr\jl Gnp KCI\; T R KCDUI\j " KLFN1H Kl~0 K100010 Kif> t<.200 K37l 232 207 202 474 460 364 457 130 260 152 466 465 323 262 467 251 rJ:X ,'N tl l) i\i F UP R cn·~ ,..)AS\..)K ~ AT GE ;\j PAr!. L)L: ')lTUP STPrAIJ ':"vAUh)~ '--iIiLGTfi :) V tvl S r I~ :) x. T I~ K x IF.:SI r S T E 1\11] iS1LINK ,SlU~t-i 1 :-i X i ,\ ,J ',Ail \/ K '\ i" T i K \ I ?52 ,.';"'R lJ,.JC.( ,.JK'J Mv L (J (H) ?53 322 324 470 464 263 242 243 267 442 471 472 473 427 24'5 271 45'5 100 103 46 NOEX 254 K400 K7400 1<.7777 LASTK~ l'1AnoP" ,'1 I N4 ;'1LEN 1 H !"I0V8AK 11 () V E K 1 '-1 iJ \l E K 2 f"iJVEK3 ,"'1D\iEUP MSKOUi MS-i RP r i1 v ,J MP S 11 It JMP 1 M\/JMP2 U~PSi ~ ,\ I C1 r ~[ )\ ! h' nl ,J CHKnlRIJ C HK K L .) IV, \I L () I i ) ! '-)Tt.I\c) 65 375 265 270 244 261 236 2/7 276 255 256 240 462 104 60 246 ;:>57 325 461 463 26 4 250 241 3/7 416 ;"j I} ,J 1"1 IJ I. f)(1 ,-) P1 20 32 46 60 65 100 M\lJ'1F2 103 I ~. S 1 104 130 152 202 207 232 "~ l; E IV fJ A I l;i\J1 ,OJ n,..J C()i"t:tvI] COl, Gll., c: lJ F I [\ j t-'ATU'~ 2:36 SV~,ST~ 240 0PkSl'~ 241 1'1AQr)R"; 242 2 4:~ :~ 11\; 4 ~A~'-i'" 244 Ylt..;!-:'J\' i ?4~ i ') I ~'" .: l: t\i T ~ U I 1 '-} r;; ;::> F~ J K 1 f. 0.200 .( 377 LH x i 24h 241 2;;(1 2:;1 252 255 ?S4 ..; IJ A :.1 h' ..; 2tj'j ~ 'J 1_ (~ 1 H ?'5h ! :-; T II P,~ 257 I.; l I ,J A i ,.J A', (;f "J ,\10.0 260 261 262 ',"'ih' 2 6~~ IjfJf.( 264 26:' u!~ F r-ll " C i);J 26h r"'1l. F iJ 1 Ii 267 270 271 27 f277 UP f< C Cl·~ i': S 1 ~ p -.:; I h' T A·) ::-; E T UF-' K400 5~;:> K L E '\J 1 '1 32~ K74ft)((: l_ i ~\!l " l'\ " A ~f K '\ 324 325 364 375 377 416 427 442 455 457 460 461 462 4(,3 464 KC11 (il\' : 46~ S): I r'iJ 1H i\J U X i I\i:) ! ~ ,\j D l. ;.. r Ii r '-., r x. : ~-: I} L ,) ;"1 U Ii r_ll r> 1"1 () \/ R A f\ i"~ \I J ~1 P :.; .. 'J i !,~ f<' \ i': (; f1 I K, " I Y'i I \1 r. l(, ~ X. 1 ,'.I f\X Ma indec 702 R Page 8 KCNTR K10000 K7777 MOVEKl MOVEK2 MOVEK3 OMPENO 466 467 470 471 472 473 474 /POP-7 MEMORY CHECKERBOARD 4K OR 8K AND EXTENDED MEMORY 20/ CHKRBO, CHKRLP, LAC. LAC STRTAO DAC MADDRS LAS CMA DAC MSKOUT LAC MIN4 OAC PASSK LAC PATLOC OAC GETPAl LAC I GETPAT OAC CI\ITROL JMS TEST IS~ GETPAf IS~ PASSK JMP CHKRLP O~M MSKOUr n~M NOEX LAC CHK~BO [JAC GETPAr /MOVE THE PROGRAM XOR DAC MIJlOOP, LAC AND SAD JMP LAC XOR TSTENL1, IGET REGION StAt ITO START TESTING /-4 ITO COUNT PATTERNS Iro GET PATTERNS /GET NEXT CHECKER80ARO /FOR GENERATING ITEST CURRENT REGION IOONE ALL 4 CHECKER80A~OS INO, DO NEXT IGET SA OF THIS PROGRAM IFOR I NO I RECTS TO rEST MEMORY Nor TESTED ON THE LAST PASS UPRPRO ICHANGE StAt TO NEXT TEST SVADRS IFOR INOIRECTS I GETPAT IGET NEXT INSTR OPRCON 1740000 OPRCON lIS IT AN OPERATIVE INSTR TSTEND IMAYBE 1 GETPAT UPRPRO /CHANGE ADDRESS OF REF. OAC 1 SvADRS IS~ SVAORS ISt GETPAT JMP MVLOOP LAC I GETPAT DAC I SVAORS CMA S~A .)MP TSTEND-3 IADVANCE IADDRESSES ISTORE OPERATIVE GROUP IDELIMITER INO Maindec 702 R Page 9 NOLnCJ0, lS~ GETF>Af JSt SVAORS LAC I GETPAf DAC I SVADRS IGEl NEXT CONSTANT CMA S~A .jMP CLA-OPR NDLOOP JS~ SVADRS DAC I SVADf~S ~~ AD MAODRS SKP 11 VJMP 1, fvlV J 1"1 P·2 , ICf):-'jl\!lcr r [S T, ,j MP 1 ISTLWR LAC lJPRSTK flAC 1 SVADRS JMP TSTUPR SllBROl' fINES 10 12ND DELIMI fER INO IADVANCE FOR STORE S.A. IMAKE SA=LWR START ITHIS TEST TESTING LWR IYES, NEXT PASS TEST UPR IHAVE EXTENDED MEMOKY IGO TEST LWR MEMORY OR JMP MOVEUP IMAKE S.A. = UPR START IGO TEST UPPER MEMORY OR JMP MOV~AK IMOVE EXTENDED CHECKER8D BACK FORM TEST P ,)MS GENPAr CLA CMA- O')R [lAC 8 [ TCOI\! ,JMS COMEML) 1_ AC Of\JE OAC R J TCO:" JMS Gr~NPAI JMS COMEMd LAC B I TCOI\J eLL RAL-OtJK f1AC B I TCOI'J stA .)MP .-6 LAC MIN4 xOR I GET~AT SAD CI\iTROI_ .)MP I TES!" f1AC C:'~TROL ,IMP T[ST+1 ,j.t>1 IGENERATE PATTERN ICOMPLIMENT WHOLE WORDS ICOMPL I ME:\IT AND COMPAR~ ICOMPLIMENT SINGLE BITb IGENERAfr ICOMPLIMENT AND COMPARt INEXT BIT IDONE ALL I f ES r NEXT BIT IDONE COMPLIMENT lyES IPATTERN GENERAl ION VARIABLE LENGTH lAND PA1TERN C0NTROLLED BY INITIAL ICONTENTS OF cn~TROL GENPA 1-, JMP LAC OAC RAR LAC . CNTROL SVMSTK Kll2ll2l SI\JL CLA [JAC LwR TAD K212l0 OAC Ui-'R IGEf MASTER PATTERN WORD PATTE~N Me i ndec 702 R Page 10 LAC DAC LAC DAC GNLOOP, MADDRS SVADRS MLENTH SVLGTH ISAVE STARTING ADDRESS INUMBER OF WORDS LAC K16 DAC NDEX LAC SVMSTR DAC PATGEN LAC PATGEN ClL RAL-OPR DAC PATGEN StL CLA-OPR 1-16 DECIMAL CMA AND MSKOUT DAC I SvAORS lSi! SVADRS 1St SVLGTH SKP ,JMP I GE.NPAT ISr NOEX JMP GNLOOP INO IClR NOT SELECT LAC SVAORS AND K377 SAO l\oJR JI"1P • +4 SAO UPR SKP JMP GNLOOP-4 LAC SVMSTR CMA OAC SVMSTR JMP GNLOOP-4 IRESET FOR PATTERN INEXT BIT TO LINK ISAVE REST ISHOULD NEXT WORD = 0 IGENERATE NEXT ADDRESS 100NE WHOLt PATTERN IEXIT IDONE 16 WORDS INO ICLR NEXT ADDRS TO LWR 8 IIF = (21 lOR = 21210 ICOMPLIMENT MASTER PAT 100 NExr 200 ICGMPARl MEMORY FOR FAILURE COMEMU, COLOOP, JMP LAC MADORS [lAC SVAOR~ LAC MLENTH OAC SVLGTH LAC BITCON XOR I SVADRS GAC I SVADRS LAC BlTCON XOR 1 SVADRS OAC I SVAORS ISAVE STARTING ADDRESS ISAVE LENGTH AND MSKOUT S2A ICLR NOT SELECTED BITS IIF - CMA AND MSKOUT SNA •.JMP COFINI IMAKE + IClR AGAIN IRESULT SHOULD BE (21 Ma indec 702 R Page 11 eMA AND MSKour f1LT LAC SIJADR"i IOISPLAY FAiLED BIT 8S' HLT LAC CN1ROL HL T COF IN 1, SvADRS rSf SI/LGTH JMP C()LOOP J"1P I COMEMO IOISPLAY PATTERN CON,WORD IS~ IDO ALL INa MSTRPI NUT C H A l\j GE 0 B Y M0 V I N G r HE PRO GRAM IAf\IL) 'EMP SfORF Rt.:GlSTERS ICC "J ~ fAN T S I AM liD GENERATE PATTERNS I':>, A. TO TEST LlPR MEM ~)Vtv!')TK , 'I f} H C; 1 ti , IrEMP STaR ClJRRENT RE:.GION 1'1 A [HJ R S • j'1 I 1\14, 777774 o r->A~SK. ;.15 k OU i • o i ~ T I \'Jli • 10000+CHK~8o C I'! 1 ~? I) o I" , ~Wf.; Pr{l), 10000 ~lf, 777760 t\ 2r' 0. r\ 3 7 7, ?0(lI \It) Fl(. v' :~ 77 SVAIJRS, ~ '-; \/ L G r H , o Cf1KR8D lSILJP'~, GE1PA1, ~ ATGF i'~, (i1 "'100. 100 Vl i_ ",I h • o UPR, o Ol\!t. H l 'i C () 1\1 , o ,"1t.E I\lTH, [)PRCON, '-15 TRP 1 , srRTAD, IDELIMITER 1-4 Iro COUNT PATTERNS ITO NOT COMPARE BITS ITO START TEST ON LowER Iro STORE CURRENT PATTERN IMASK TO MovE PROGRAM Ira COUNT WORDS IN GENPAT ITO FORM 200 OR 300 ITO MASK ADDRESSES IFOR COUNTING IFOR 1NO I RECTS ITO COUNT MEM LENGTH ITO START TES1 ON UPR IFOR INDIRECTS IUSED IN GENERATING ITO FORM 100 AND 300 1= 0 OR 100 1= 200 OR 300 1 770000 740000 463145 631461 631460 463144 ILENGTH OF MEM TO T~ST IGENERATE IGENERATE IGENERATE IGENERATE 1 LAM IOELIMITER PATTERN PATTERN PATTERN PATTERN 2 3 4 Maindec 702 R Page 12 ITEST MEMORY LF.:NGTH AND ADJUST ITEST CONST A~ns IF ONLY 4K SETUP, CAF DtM CLA DAC SAD "IMP SlM JMP JMP LAC 7777 CMA-OPR 17777 7777 • +4 14K CHKRBlJ TSXTND K400 18K, SEE IF MEMORY IS ICHANGE CONSTANTS DAC STRfAD DAC UPRST~ lIS HEM 4K OR 8K ITO TEST 4K MACHINE LAC KLENTH DAC MLENTH LAC oAC TAD DAC t<:400, ~LFi\JTH, K7400, K7412Jf2) UPRPRO TSTUPR TSTlWR "JMP CHKRBO 400 770400 7400 14K - 400 IMOvE lEx rE:'JDED MEMORY CHECKERBOARD IDEfERMINE TSXTNO, MEMm~Y LENGTH CLA oAC 7777 DAC 17777 DAC KCOUNl C~1 A EEM DAC I FOURKX SAD 7777 ..)MP NOXfND 1St KCOUNT OAC I EGHTKX SAD 17777 ..JMP FNoLTH IS~ KCOUNT nAC 1 TWLVKX SAO 7777 JMP FNoLTH IS~ KCOUNT DAC I SXTNKX SAO 17777 JMP FNDLTH CLA IS~ KCOUNT IINDICATE EXTENDED 4K 112K MACHINE (EXTRA 4K) IINDICATE EXTENDED 8K 116K MACHINE (EXTRA 8K) IINDICATE EXTENDED 12K 120K MACHINE (EXTRA 12K) IINoICATE EXTENDED 16K ~XTENDEO Ma i ndec 702 R 'Page 13 DtM SAD JMP ISt ntM SAD JMP ISr. FNDLTH, CLA TAD CMA DAC LAC DAC LAC nAC I TWTYKX I FOURKX FNDLTH KCOUNT I LAsrKX I EGHTKX FNOLTH KCOUNT 124K MACHINE (EXTRA 16K) 128K MACHINE (EXTRA 20K) IINDICATE 32K OF CORE CMA-OPR KCOUNT IMAKE 2'S COMPLIMENT KCOUNT IOF 4K EXTENDED MODULES MVJMPS MVJMPl MVJMPS+l MVJMP2 .)M P CHKR8D I\JU:xlND, LEM ICLEAR EXTEND MODE -.IMP CHKR80 INO EXTENDED MEMORY XTOTST, LAC KGOUNr [JAG KeNf R LAC K10000 DAC MADDRS LAG MADDRS TAD K7777 DAC MADORS IGENERATE S.A. FOR 1St MADORS INEXT 4K MODULE I. AC MIN4 ITO TEST nAG PASSK LAC PATLOC DAC GETPAr LAS CMA (JAG MSKOU' xri\lDLrJ, LAC I GETPAT DAC CNTROl JMS TEST ISr. GE.TPAT l~r PASSK JMP XTNOLP 1St KCN1R 100NE ALL EXTENOEU JMP XTDTST+4 INO, DO NEXT 4K JMP CHKRBD IYES, TEST 10000 TO 17777 IMOVE THE EXTE~OED MEMORY CHECKERBOARD IOUI OF THE wAY TU TEST BLOCK 0000 TO 7777 MOVEUP, LAC MOVEK1 DAC 10 ~G MOVEK2 oAG 11 LAC MOVEK3 GAC SVLGTH LAC I 10 oAC I 11 1St SVLGTH JMP .-3 JMP I TSTLWR Ma i ndec 702 R Page 14 IMOVE THE EXTENDED MEMORY CHECKERBOARD IBACK TO FIRST 4K MOVBAK, LAC DAC LAC DAC LAC DAC LAC DAC MOVEK2+10000 10 MOVEK1+10000 IS~ JMP JMP SVLGTH+10000 • -3+10000 XTDTST MVJMPS, ,-JMP ,jMP MOVE UP MOV8AK F'UIJRK X EGHTKX, TWLVKX, SXTNKX, rWTYKX, 27777 37777 47777 57777 67777 77777 I LASTK'(, KCOUN1, 11 MOVEK3+10000 SVLGTH+10000 I 10 I 11 '" KCI\jTR, (II K10000. 10000 K7777, 7777 0VEK1, MOVEK2, MOVEK3, xrOTST ... 1 XfOTST+7777 !)MPENO, ,H~P ,v1 ::,TART ITHIS ROUTINE IS IEXECUTED OUT IOF 2ND 4K OF INOT EXTENDED IMEMORY -~'H)\IEK3+XTDTST Sr.:: T uP ITO GET TO FIRST 4K EXT£NUED IDITTO 2ND 4K EXTENDED 13RD 14TH 15TH 16TH, OR 32K Maindec 702 R Page 15 Octal Dump 10.5 0l~I7'06 0C'0C~0 r() 0hIJ07 010153 0v\110 ..1 v' (~? 0 0V0?1 ~. ~Vi0?~ ((W023 ltHH,..,;' 4 U 00r~17 200020 2Vl027A 040242 750004 74~1001 v.lP041 040241; 20024 ~, 040244 200?3f 04 02 6(~ 220260 040247 100104 440260 440244 6000.,3? 140241:5 140254 00.l~42 200(,t'2'~ 00043 00044 ~4r2l260 000.25 I(H~ (1 2 I) 00021 ~V'(~30 vH~12l31 lJ1 V 0 ~~ 2 v)lh:L~ ,S (1)0034 kH~ ~:5-) 00036 01,;eU 1 fZlv1040 ~VH14,) 00046 240.25(11 040255 2? k1? 6 (~ 0004l vH~ 05 0. 1<1(" 051 kH"052 ")0[(P/("" j412l? n~ vW(155 2402'5\~ 01.:0')4 ~j (I: 0 5 ') 0blJ?5~ 0Vll"~5 750.l{1y'1 0010/ V'Ct1110 04~?hh 00060 22Vl?6ei 00061 0A0251; ((J (~0 6:? 74vH~0! vH10 (:, 3 l::'0064 ~)(? 0 6 "'j 6Vl0[,j5,) 00066 00061 440255 22026(71 00~~70 06025~ 740200 44026~~ kH~ 071 740001 00072 l50?00 0007~~ 60vH~6'5 IlHH174 0'~ 07 '5 4402':)5 0602S5 540242 74101210 620246 200241 060255 620257 1(1"1020) vH~111 200?h~ 0vH12 1.10113 fJJ0114 00115 00116 1210111 1210120 1210121 00122 1.10123 1210124 04026f1 vH:11 ,S (il 100? k1 2 200?b~ 14401(.'\ 04026h 74020(/1 600113 2k'\(.1?4~ 2b026C 540247 0~1?5 6?01v14 1210126 00127 040~47 k?0130 !.10131 00.132 k?Vl133 0L"L34 00135 00136 6 (J) \!l 1 ,) ,~O ' - 0~137 1.1C1!14~ b (~l:Hl4 f' v1 0vH06 22k'?611 0'~ ~ 5 I ~012l71 6 1 (t101~[!' 00140 00141 kH~ k~ '5 b 1.10100 00101 00102 0v'l0.3 000000 ~'j 0 1 410- o'"L.oC>~~ 00104 60~H]6i; 4402')"1 440260 0.012176 0i1HhH'I0 b~;H110>-; 2(~k1?4/ 040?4:' 740W-?f, 20.l~?b? 14040ri 7 5 ~!/ VJ ,,~ 04 <1? b:~ ,340??? 04k1?64 2 v~ v'J? 4? 00143 00144 0a(7J?~" It1v~14' 04 (-1?>=)f, 00.146 0(-1147 0.0150 00151 l1402jll 2 01~? 4 c· vH1152 00153 00154 0.0155 001'56 2~i1k'1267 ~~~02') 1 ;~40?61 2 ~~ 0? 6 1 744vl1 n 0.40261 7') 14 kH~ 74 kHH11 0V11~1 50024c;, 00160 0(1"1161 (.10162 (~6k'1?,)"-' 0Vl16j 00164 0Ct1165 k1 v~ 1 fl 6 (60.167 44025"-' 44025fl 74100(' 620.L3e 440254 600152 2002')5 00170 00171 50025~) 0~172 60017r '5402 6 ~~ 4 0\\'\ Maindec 702 R Page 16 00173 00174 00175 00176 00177 00200 1210201 00202 00203 00204 0021215 00206 00207 00210 00211 00212 00213 00214 00215 00216 0121211 00220 00221 [.10222 00223 00224 {M~225 00226 00227 0C~2312! 00231 00232 00233 00234 00235 00236 0V11237 fH?240 00241 00242 00243 00244 00246 k1024l 00250 00251 00252 00253 00254 k1~' 2 51 0026121 00262 00263 00265 0e266 00267 0027121 00271 00272 00273 00274 00275 00276 00277 00300 00301 00302 00303 00304 0031215 00306 00301 00310 00311 00312 0031-3 00314 540264 741000 60121146 20121240 74121001 040240 600146 600202 200242 040255 200267 04025~ 200266 260255 060255 2012J26A 260255 060255 5(110245 740200 741210121j 500245 141200 61210232 740001 500241:) 740040 200255 0~31:; 0(11316 0fZl31! 003?0 00321 00322 00323 00324 00325 00326 00321 0033121 0V1331 00332 00333 00354 r2J 03 ~5 5 00336 74004~ 200247 740040 440255 4402:;6 6l~0207 62020? ~00271 777777 00000v~ 010012J~ 000VJ0(~ 777774 fO 00?45 01012120 000000 00000121 04024~ 6001212(1, 00040(1 7 7~40C' 0074 0 (~ 750[~0r~ 12147777 057777 12J4046t:; 740001 70770? 0604S7 541717 60037[;: 4412146t:; 160463 5604:'1 0034~ 00343 "'0344 00345 r2J (II ~~ 4 6 00347 00350 1'0 00261 000100 TO 00264 000001 kH'I00r2J0 20032~ 12140267 200324 04025(;1 34121257 00352 00353 00354 00355 r2J0000~ 000000 60002~ 600325 20032? 04027A 040241 0~351 00341t1 00341 0100k1(iI 77776(11 000200 000377 10 00250 ~00020 7~33id2 147777 7')000j 057777 547777 60031 vl 707701 44046S 060460\ 557777 600,56 tl 44046S 060461 'j47777 600364 4404b5 061i146? 557717 600364 00331 000000 770fi\00 740000 463145 631461 631460 463144 777777 QJ1000!J 75000(" Ma i ndec 702 R Page 17 00356 1210357 0036121 0Vl361 0~~~62 00363 00364 itJ03tl5 00366 00367 00~~ 7000371 00372 6~H~364 440465 160464 5612l46~ 60121364 44121465 751210121134046~ 74012101 121412146~ 0v1374 ~ ()l ~~ 7 '5 00376 ov' 37/ 21210455 1214121100 21210456 1214121103 60002? 707704 61210020 2121046'3 00400 121412146~ 0~40l 200467 12140242 2012124? 34047(J. eJ4eJ24? 4412124? 0~373 fllV1402 00.403 111 (,~ 4 (2) 4 00405 ~~14 0. 6 00401 0r410 00411 00412 0041J 1210414 00415 00416 0(7;411 0v~420 00421 00.422 rM'423 0V'424 0Vi425 0Vl4?6 1210.421 0043121 0'''431 00432 ~Cll433 00434 00435 00436 00.437 0c?440 00441 00.442 0e443 00444 2(il0.24:~ 1214121244 200236 121412126,,1 75001214 74000:l 04024') 220260 1214121247 10.12111214 440260 44121244 60f(J416 440466 612112141213 600020200471 04001'"" 20047? 0412101:1 200473 040256 22001~ 12160011 44121256 60043" 620246 210472 040010 210471 00445 00446 00447 0V"45 121 00451 00452 00453 1210454 0121455 0~456 1210451 00460 00461 0121462 00463 00464 00465 00.467 0047121 00471 00.472 0V'473 00474 1210475 f2j40Vl1 2112141:~ 050256 2200 H~ 06121011 4502:,tl 61045V" 600577 600427 6012144? 027717 037"7"17 047777 057777 0677"77 077777 TO 0046tl 01121 ~HIJC" 0.00000 0~7777 00037tl 1211037h 77770!60.121277 ru 1/17777 0.12101210121
Home
Privacy and Data
Site structure and layout ©2025 Majenko Technologies