Memory Address Test

Order Number: MAINDEC-08-D1B0-D

This document serves as the technical documentation for the Memory Address Test, a diagnostic program designed for the standard PDP-8 computer. Created in March 1968, the program is intended to verify proper memory address selection by systematically writing to and reading from memory locations.

Key features include:

  • Versions: The diagnostic comes in two versions—a "Low" version (occupying locations 0000–0222) and a "High" version (occupying locations 7400–7575).
  • Operation: The program operates in four phases: sequentially loading memory in a forward direction, reading and checking those locations, and then repeating the process in reverse. During loading, each memory location is set to match its own address.
  • Error Handling: If an error occurs, the program provides a printout indicating the address containing the wrong data and what that data actually is. Users can configure the system to halt on error for troubleshooting purposes.
  • Scope: The document includes the full assembly code for both versions, detailed loading and starting procedures, and comprehensive symbol tables for debugging.
MAINDEC-08-D1B0-D
2000
18 pages
Quality

Original
0.5MB
MAINDEC-08-D1B0-D
2000
5 pages
Quality

Original
0.2MB
MAINDEC-08-D1B0-D
2000
18 pages
Quality

Original
0.5MB

Site structure and layout ©2025 Majenko Technologies