KD11-D Processor Manual (PDP-11/04)

Order Number: EK-KD11D-TM

This document is the preliminary manual for the KD11-D Processor (PDP-11/04), published by Digital Equipment Corporation in 1975.

The KD11-D is a single-board Central Processor Unit (CPU) designed for the PDP-11/04 computer series. It connects directly to the UNIBUS, managing its allocation for peripherals, performing arithmetic and logic operations, and decoding instructions. It supports direct data transfers between I/O devices and memory, handles both 16-bit word and 8-bit byte data, and utilizes single- and double-operand addressing.

While program compatible with the earlier KD11-B, the KD11-D offers significantly higher processing speed. Notable differences from the KD11-B are a key focus:

  • Modularity: On-board console, serial communication line, and line clock circuitry are removed, now offered as separate UNIBUS options.
  • Bus Errors: Register contents are not incremented on bus errors.
  • Instruction Access: General registers cannot be accessed via UNIBUS addresses (they will result in SSYN or timeout).
  • SACK Timeout: It lacks CPU-based SACK timeout and requires an external M9302 Terminator module.
  • HALT Switch Priority: The console HALT switch has a higher priority level than interrupts.
  • Parity Error Detection: The KD11-D CPU includes parity error detection circuitry.

The manual outlines the KD11-D's instruction set, including addressing modes (such as accumulators, auto-increment/decrement pointers, and index registers), instruction timing, and detailed descriptions categorized by function (e.g., single/double operand, program control). It also delves into detailed hardware descriptions of the CPU's components like the Data Path, Arithmetic Logic Unit (ALU), Scratch Pad Memory, B Register, Processor Status Word (PSW), UNIBUS Address and Data Interfaces, Instruction Decoding, and control circuitry. Furthermore, it covers CPU operating specifications, bus latency times, power fail/auto restart procedures, and provides an overview of the processor's microcode flows and examples.

EK-KD11D-TM-PRE
May 1975
132 pages
Quality

Original
6.8MB

Site structure and layout ©2025 Majenko Technologies