DUP11 Bit Synchronous Interface Maintenance Manual

Order Number: EK-DUP11-MM

This document is the DUP11 Bit Synchronous Interface Maintenance Manual, published by Digital Equipment Corporation (DEC). It serves as a comprehensive guide for the installation, operation, and maintenance of the DUP11 interface card.

Key aspects covered in the manual include:

  1. DUP11 General Description:

    • The DUP11 is a hex-module synchronous line interface designed to provide a data path between a synchronous modem (supporting RS232-C and Bell 201/208/209 standards) and a DEC PDP-11 Unibus system.
    • It handles parallel-to-serial conversion for transmitted data and serial-to-parallel conversion for received data, all in 8-bit bytes.
    • It operates under the discipline of various synchronous protocols, primarily SDLC (Synchronous Data Link Control), ADCCP, and DDCMP (Digital Data Communications Message Protocol). It can also function with BISYNC protocols, though with some software overhead.
    • A key feature is its hardware-implemented Cyclic Redundancy Checking (CRC) for error detection, supporting both CRC-16 (for DDCMP) and CRC-CCITT (for SDLC/ADCCP) polynomials.
    • It provides automatic transmission and detection of flag characters (SDLC) and programmable SYN character recognition (DDCMP/BISYNC), along with 0-insertion and removal for data transparency in SDLC frames.
    • The DUP11 uses program control for data transfer via registers on the Unibus and generates interrupt requests, but it does not feature Direct Memory Access (DMA) logic.
  2. Installation:

    • Detailed procedures for unpacking, inspecting components (M7867 module, cables, H325 Test Connector, H3001 Distribution Panel), and pre-installation setup, including configuring jumpers and selecting device and vector addresses.
    • Instructions for physical installation into a PDP-11 system and cabling connections.
    • Verification of hardware operation through a series of diagnostic programs.
  3. Register Descriptions and Programming Information:

    • Explains the five DUP11 registers (Receiver Control and Status Register - RXCSR, Receiver Data Buffer Register - RXDBUF, Parameter Control and Status Register - PARCSR, Transmitter Control and Status Register - TXCSR, Transmitter Data Buffer Register - TXDBUF), detailing their bit assignments and functions for controlling and monitoring the interface.
    • Covers the assignment of floating device addresses and interrupt vectors within the PDP-11 Unibus address space.
  4. Theory of Operation:

    • Provides a two-level discussion of the DUP11's internal logic: a functional description outlining major operational blocks (e.g., Transmitter Logic, Receiver Logic, CRC Logic, Interrupt Control Logic, Data Set Interface Logic), and a more detailed description of the circuit schematic level.
    • Includes typical operational sequences for both SDLC transmit and receive operations to illustrate how the DUP11 handles protocol specifics.
  5. Maintenance:

    • Outlines the maintenance philosophy (preventive and corrective), lists required test equipment, and describes various maintenance modes (internal, system test, external) designed to aid in fault isolation and repair.
    • References specific diagnostic programs (CZDPB, CZDPC, CZDPD, CZDPE) used for troubleshooting and verifying DUP11 functionality.
  6. Appendices:

    • Offer supplementary information on PDP-11 memory organization and addressing conventions, logic symbology used in diagrams, integrated circuit descriptions, and DUP11 option designations for ordering and configuration.

In summary, this manual is a comprehensive technical resource for field service engineers and technical personnel responsible for the installation, configuration, detailed understanding, and troubleshooting of the DUP11 Bit Synchronous Interface, emphasizing its role in facilitating synchronous data communication between PDP-11 systems and modems using specific hardware-supported protocols and error checking mechanisms.

EK-DUP11-MM-003
December 1982
202 pages
Quality

Original
12MB

Site structure and layout ©2025 Majenko Technologies