

# FP11

DIVF DIVD  
MD-11-DCFPG-C

EP DCFPG C DL A  
COPYRIGHT 1976  
FICHE 1 OF 1

NOV 1976  
**digital**  
MADE IN USA

Row	Col 1	Col 2	Col 3	Col 4	Col 5
1	Table	Table	Table	Table	Table
2	Table	Table	Table	Table	Table
3	Table	Table	Table	Table	Table
4	Table	Table	Table	Table	Table
5	Table	Table	Table	Table	Table
6	Table	Table	Table	Table	Table
7	Table	Table	Table	Table	Table
8	Table	Table	Table	Table	Table
9	Table	Table	Table	Table	Table
10	Table	Table	Table	Table	Table

REVISIONS

REVISION NO.: 100-100-0003  
 REVISION DATE: 01/01/0000  
 REVISION BY: J. D. ...  
 REVISION FOR: ...

DATA EQUIPMENT CORPORATION

THIS DOCUMENT IS UNCLASSIFIED  
 DATE 10/10/01 BY SP-10/BJ/STW

INDEX NO. INSTRUCTIONS TESTED

0000A	STPS. STPS. STPS. STPS.
0000B	STPS. STPS. STPS. STPS.
0000C	STPS. STPS. STPS. STPS.
0000D	STPS. STPS. STPS. STPS.
0000E	STPS. STPS. STPS. STPS.
0000F	STPS. STPS. STPS. STPS.
0000G	STPS. STPS. STPS. STPS.
0000H	STPS. STPS. STPS. STPS.
0000I	STPS. STPS. STPS. STPS.
0000J	STPS. STPS. STPS. STPS.
0000K	STPS. STPS. STPS. STPS.
0000L	STPS. STPS. STPS. STPS.
0000M	STPS. STPS. STPS. STPS.
0000N	STPS. STPS. STPS. STPS.
0000O	STPS. STPS. STPS. STPS.
0000P	STPS. STPS. STPS. STPS.
0000Q	STPS. STPS. STPS. STPS.
0000R	STPS. STPS. STPS. STPS.
0000S	STPS. STPS. STPS. STPS.
0000T	STPS. STPS. STPS. STPS.
0000U	STPS. STPS. STPS. STPS.
0000V	STPS. STPS. STPS. STPS.
0000W	STPS. STPS. STPS. STPS.
0000X	STPS. STPS. STPS. STPS.
0000Y	STPS. STPS. STPS. STPS.
0000Z	STPS. STPS. STPS. STPS.





E01

MAINTENANCE-11-30FPG-0  
7/27/76 11:01

TEST OF DIVF AND DIVD

MADY!! 27.732) 17-SEP-76 10:28 PAGE 4

11:45

7) THE DISPLAY ON THE 11:45 WILL SHOW THE ITERATION COUNT IN  
THE LEFT SITE AND TEST NUMBER IN THE RIGHT. TO USE, SET THE



FP11 BASIC INSTRUCTION TEST DCFPA - DCFPL  
DESCRIPTION

5.2.3 TRTRAP

IF SW<12> IS ON A 0, THE T BIT WILL BE SET ON ALTERNATE PASSES. WHEN SET, IT CAUSES A TRAP AFTER EACH INSTRUCTION. THE FIRST INSTRUCTION EXECUTED UPON TRAPPING IS AN "RTT" WHICH RETURNS TO THE INTERRUPTED SEQUENCE OF INSTRUCTIONS. THIS SEQUENCE IS CONTINUED UNTIL THE END OF THE PROGRAM IS REACHED.

5.2.4 TRAPCATCHER

A ".+2" - "HALT" SEQUENCE IS REPEATED FROM 3 - 776 TO CATCH ANY UNEXPECTED TRAPS. THIS ANY UNEXPECTED TRAPS OR INTERRUPTS WILL HALT AT THE VECTOR + 2.

5.2.5 FLOATING POINT TRAP (TO 244)

THE FP11 INTERRUPT DISABLE BIT IS ALWAYS SET IN ALL OF THESE TESTS (EXCEPT DCFPA) SO NO TRAPS TO 244 SHOULD OCCUR. IF AN INTERRUPT OCCURS, THE PROGRAM WILL HALT AT 756 IN THE ROUTINE CALLED FLTRR AND DISPLAY THE FPS REGISTER IN R3.

6. ERRORS

6.1 ERROR PRINTOUT

THE FORMAT IS AS FOLLOWS:

ADR FPS ANS1 ANS2 ANS3 ANS4 ANS5 ANS6 ANS7 ANS8  
FEC FEA

WHERE:

- ADR = ADDRESS OF ERROR HLT
- FPS = FLOATING POINT STATUS
- FEC = FLOATING EXCEPTION CODES (ERROR CODES)
- FEA = FLOATING EXCEPTION ADDRESS (ERROR ADDRESS)
- ANS1-8 = ERROR DATA READ FROM THE FP11. FROM C-8 OF THESE MAY BE TYPED DEPENDING ON THE NUMBER FOLLOWING THE HLT; I.E., HLT+3 WOULD TYPE ANS1-ANS3.

TO FIND THE FAILING TEST, LOOK AT THE LISTING ABOVE THE ADDRESS TYPED.

DCFP2.P1: MACY11 27(732) 17-SEP-76 10:28 PAGE 6

FP11 BASIC INSTRUCTION TEST DCFPA - DCFPL  
DESCRIPTION

PAGE 6

6.2 ERROR RECOVERY  
RESTART AT 200

7. RESTRICTIONS  
NONE

8. MISCELLANEOUS

8.1 EXECUTION TIME  
A BELL WILL RING WITHIN 15 SECONDS WITH ALL SWITCHES DOWN.

8.2 STACK POINTER  
STACK IS INITALLY SET TO 600

8.3 POWER FAIL  
EACH TEST CAN BE POWER FAILED WITH NO ERRORS EXCEPT ON THE  
FEC AND FEA. TO USE, START THE TEST AS USUAL AND POWER DOWN  
THEN UP AT ANY TIME. THE PROGRAM SHOULD TYPE "POWER" AND  
CONTINUE TO RUN WITH NO OTHER TYPEOUTS.

9. PROGRAM DESCRIPTION  
THESE PROGRAMS TEST ALL THE INSTRUCTIONS ON THE FP11 IN ALL  
MODES. EACH PROGRAM HAS MANY SUBTESTS (THE CODE BETWEEN 2  
SCOPE STATEMENTS) WHICH ARE RUN 256 TIMES BEFORE CONTINUING  
TO THE NEXT. SW<11> ON A 1 CAUSES EACH SUBTEST TO BE RUN  
ONLY ONCE. SW<9> ON A 1 ENABLES LOOP ON ERROR. THE ADDRESS  
ICNT (LCC 1000) AND DISPLAY REGISTER ON THE 11/45 EACH  
CONTAIN THE ITERATION COUNT IN THE LEFT BYTE AND THE TEST  
NUMBER IN THE RIGHT BYTE. ALL THE SUBTESTS SHOULD BE RUN  
SEQUENTIALLY BY STARTING AT 200 NOT BY STARTING AT THE  
BEGINNING OF THE SUBTEST. TO LOOP ON A PARTICULAR SUBTEST,  
PUT THE TEST NUMBER (SEE LISTING) IN THE RIGHT BYTE OF THE  
SWITCH REGISTER AND SW<8> ON A 1. THIS TEST WILL BE LOOPEO  
UPON UNTIL SW<8> IS PUT ON A 0 OR THE RIGHT BYTE IS CHANGED.  
IF THE TEST IS NON-EXISTANT, THE PROGRAM WILL BE RUN AS  
USUAL.

.ENCR

MAX:DEC-11-DCFFG-2  
DCFPA.P11

.TITLE    MAINDEC-11-DCFG-C      TEST OF DIVE AND DIVD  
 :COPYRIGHT 1972. DIGITAL EQUIPMENT CORP., MAYNARD, MASS  
 :PROGRAM BY BOB BRAIN & KEN CHAPMAN  
 .REM\*

SWITCH	USE
8	0 - LOAD UB REGISTER WITH SW<7:0> 1 - LOOP ON TEST IN SW<7:0>
9	LOOP ON ERROR
10	0 - BELL ON PASS COMPLETE 1 - BELL ON ERROR
11	INHIBIT ITERATIONS
12	INHIBIT TRACE TRAP
13	INHIBIT ERROR TYPEOUTS
14	LOOP ON TEST
15	HALT ON ERROR

OUTPUT FORM:

ADR    FPS    ANS1 ANS2 ANS3 ANS4 ANS5 ANS6 ANS7 ANS8  
 FEC    FEA

BIT	FPS	REASON	CODE	FEC	ERROR
0		CARRY	0		ADDRESS ERROR
1		OVERFLOW	2		OPCODE ERROR
2		ZERO	4		DIVIDE BY ZERO
3		NEGATIVE	6		CONVERSION ERROR
4		MAINTAINANCE MODE	10		OVERFLOW
5		TRUNCATE MODE	12		UNDERFLOW
6		LONG INTEGER MODE	14		UNDEFINED VARIABLE (-J)
7		DOUBLE PRECISION MODE	16		UBREAK TRAP
8		INTERUPT ON CONVERSION ERROR			
9		INTERUPT ON OVERFLOW			
10		INTERUPT ON UNDERFLOW			
11		INTERUPT ON UNDEFINED VARIABLE			
12					
13					
14		INTERUPT DISABLE			
15		ERROR FLAG*			

0  
1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100

000001	.ENABL	ABS
177776	N=	1
177570	PS=	177776
177570	SWR=	177570
104400	DISPLAY=	SWR
104000	SCOPE=	TRAP
000004	HLT=	EMT
000007	TYPE=	IOT
000000	BELL=	?
000000	FPS=	%0
000000	RO=	%0
000001	R1=	%1
000002	R2=	%2
000003	R3=	%3
000004	R4=	%4
000005	R5=	%5
000005	TTY=	%5
000006	SP=	%6
000007	PC=	%7
000000	AC0=	%0
000001	AC1=	%1
000002	AC2=	%2
000003	AC3=	%3
000004	AC4=	%4
000005	AC5=	%5
100000	SW15=	100000
040000	SW14=	40000
020000	SW13=	20000
010000	SW12=	10000
004000	SW11=	4000
002000	SW10=	2000
001000	SW09=	1000
000400	SW08=	400
170003	LDUB=	170003
170005	STAC=	170005
170007	STQ0=	170007
170006	MRS=	170006
170004	LDSC=	170004

000000	000000	
000200	000167	000622
000760	170200	
000762	170367	000034
000766	000000	
000770	000002	

. =	0	
. =	200	
	JMP	BEG
. =	760	
FLTERR:	STFPS	FPS
	STST	FEC
	HALT	
	RTI	

:TRAP CATCHER FROM 0 - 776

```

431          001000          . =          1000
432          001000          000000          ICNT:          0          ; ITERATION COUNT - LM TEST NO. - RH
433          001002          000000          ANS1:          0000          ; FIRST ANSWER (SEE CODE)
434          001004          000000          ANS2:          0000
435          001006          000000          ANS3:          0000
436          001010          000000          ANS4:          0000
437          001012          000000          ANS5:          0000
438          001014          000000          ANS6:          0000
439          001016          000000          ANS7:          0000
440          001020          000000          ANS8:          0000
441          001022          000000          FEC:          0000
442          001024          000000          FEA:          0000          ; FLOATING EXCEPTION CODES
                                        ; FLOATING EXECPTION ADDRESS
443          001026          012706          000600          BEG:          MOV          #600,SP          ; ** STACK AT 600 **
444          001032          012737          001054          000004          MOV          #M1120,0#4          ; FIND OUT WHICH MACHINE THIS IS
445          001040          005737          177772          TST          0#177772          ; IS PIRQ THERE?
446          001044          012767          000006          010256          MOV          #6,YESRT          ; FUDGE IN RTT IF 11/45
447          001052          000402          BR          BEGIN
448          001054          016737          011412          000010          M1120:          MOV          FPTADR,0#10          ; LOAD THE ILLEGAL INSTRUCTION VECTOR
                                        ; WITH THE ADDRESS OF THE FPU.
                                        ; THE FPU WILL HANDLE THE BAD OPCODES
449          001062          012737          000006          000004          BEGIN:          MOV          #6,0#4          ; RESET 4
450          001070          012706          000600          MOV          #600,SP
451          001074          012737          011330          000014          MOV          #YESRT,0#14          ; SET TRACE TRAP VECTOR
452          001102          012777          012170          011370          MOV          #PCWDWN,0DWNVEC
453          001110          012777          000340          011364          MOV          #340,0DWNVEC+2
454          001116          012737          012370          000020          MOV          #.I01,0#20          ; SET UP VECTOR 20
455          001124          012700          000030          MOV          #30,R0          ; SET R0 TO VECTOR 30
456          001130          012720          011472          MOV          #.TRAP,(0)+          ; SET EMT VECTOR
457          001134          012720          000340          MOV          #340,(0)+
458          001140          012720          011332          MOV          #.EMT,(0)+          ; SET TRAP VECTOR
459          001144          012710          000340          MOV          #340,(0)
460          001150          012777          000760          011316          MOV          #FLTERR,0FPVECT          ; LOAD INTERRUPT VECTOR
461          001156          012777          000340          011312          MOV          #340,0FPVECT+2          ; LOCK UP PROCESSOR
462          001164          005067          177610          CLR          ICNT
463          001170          005067          011320          CLR          LAC

```

```

459
460
461
462
463
464 001174 104400
465 001176 170127 047400
466 001202 172467 000024
467 001206 174467 000024
468 001212 170200
469 001214 022700 047404
470 001220 001401
471 001222 104000
472
473 001224 174067 177552
474 001230 000406
475 001232 000000 000000
476 001236 040200 000000
477 001242 000000 000000
478 001246 026767 177770 177526
479 001254 001401
480 001256 104002
481 001260 026767 177760 177516
482 001266 001401
483 001270 104002
484
485
486
487
488
489
490 001272 104400
491 001274 170127 047400
492 001300 172467 000024
493 001304 174467 000024
494 001310 170200
495 001312 022700 047400
496 001316 001401
497 001320 104000
498
499 001322 174067 177454
500 001326 000406
501 001330 040200 000000
502 001334 040200 000000
503 001340 040200 000000
504 001344 026767 177770 177430
505 001352 001401
506 001354 104002
507 001356 026767 177760 177420
508 001364 001401
509 001366 104002
510

```

```

:*****
:TEST 1 TEST OF DIVF FPU INSTRUCTION
: 0 / 1 = 0
: USING ACO FPS = 47404 FEC = N/A
:*****
SCOPE
LDFPS #47404&57760
LDF N1,0 ;LOAD 0 INTO ACO
DIVF M1,0 ;DIVIDE 0 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47404,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47404

STF 0,ANS1 ;STORE RESULT
BR 01
.N1: .FLT2 0
.M1: .FLT2 1
.AN1: .FLT2 0
01: CMP AN1,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN1+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

```

:*****
:TEST 2 TEST OF DIVF FPU INSTRUCTION
: 1 / 1 = 1
: USING ACO FPS = 47400 FEC = N/A
:*****
SCOPE
LDFPS #47400&57760
LDF N2,0 ;LOAD 1 INTO ACO
DIVF M2,0 ;DIVIDE 1 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 02
.N2: .FLT2 1
.M2: .FLT2 1
.AN2: .FLT2 1
02: CMP AN2,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN2+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

```

511
512
513
514
515
516 001370 104400
517 001372 170127 047400
518 001376 172467 000024
519 001402 174467 000024
520 001406 170200
521 001410 022700 047400
522 001414 001401
523 001416 104000
524
525 001420 174067 177356
526 001424 000406
527 001426 040400 000000
528 001432 040200 000000
529 001436 040400 000000
530 001442 026767 177770 177332
531 001450 001401
532 001452 104002
533 001454 026767 177760 177322
534 001462 001401
535 001464 104002
536
537
538
539
540
541
542 001466 104400
543 001470 170127 047400
544 001474 172467 000024
545 001500 174467 000024
546 001504 170200
547 001506 022700 047400
548 001512 001401
549 001514 104000
550
551 001516 174067 177260
552 001522 000406
553 001524 040500 000000
554 001530 040200 000000
555 001534 040500 000000
556 001540 026767 177770 177234
557 001546 001401
558 001550 104002
559 001552 026767 177760 177224
560 001560 001401
561 001562 104002
562

```

```

*****
:TEST 3 TEST OF DIVF FPU INSTRUCTION
: 2 / 1 = 2
: USING ACO FPS = 47400 FEC = N/A
*****
SCOPE
LDFPS #47400&57760
LDF N3,0 ;LOAD 2 INTO ACO
DIVF M3,0 ;DIVIDE 2 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 03
N3: .FLT2 2
M3: .FLT2 1
AN3: .FLT2 2
O3: CMP AN3,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN3+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

*****
:TEST 4 TEST OF DIVF FPU INSTRUCTION
: 3 / 1 = 3
: USING ACO FPS = 47400 FEC = N/A
*****
SCOPE
LDFPS #47400&57760
LDF N4,0 ;LOAD 3 INTO ACO
DIVF M4,0 ;DIVIDE 3 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 04
N4: .FLT2 3
M4: .FLT2 1
AN4: .FLT2 3
O4: CMP AN4,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN4+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

```

563
564
565
566
567
569 001564 104400
569 001566 170127 047400
570 001572 172467 000024
571 001576 174467 000024
572 001602 170200
573 001604 022700 047400
574 001610 001401
575 001612 104000
576
577 001614 174067 177162
578 001620 000406
579 001622 040600 000000
580 001626 040200 000000
581 001632 040600 000000
582 001636 026767 177770 177136
583 001644 001401
584 001646 104002
585 001650 026767 177760 177126
586 001656 001401
587 001660 104002
588
589
590
591
592
593
594 001662 104400
595 001664 170127 047400
596 001670 172467 000024
597 001674 174467 000024
598 001700 170200
599 001702 022700 047400
600 001706 001401
601 001710 104000
602
603 001712 174067 177064
604 001716 000406
605 001720 040640 000000
606 001724 040200 000000
607 001730 040640 000000
608 001734 026767 177770 177040
609 001742 001401
610 001744 104002
611 001746 026767 177760 177030
612 001754 001401
613 001756 104002
614

```

```

*****
:TEST 5 TEST OF DIVF FPU INSTRUCTION
: 4 / 1 = 4
: USING ACO FPS = 47400 FEC = N/A
*****
SCOPE
LDFPS #47400&57760
LOF N5,0 ;LOAD 4 INTO ACO
DIF M5,0 ;DIVIDE 4 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 05
NS: .FLT2 4
MS: .FLT2 1
ANS: .FLT2 4
OS: CMP AN5,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN5+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

```

*****
:TEST 6 TEST OF DIVF FPU INSTRUCTION
: 5 / 1 = 5
: USING ACO FPS = 47400 FEC = N/A
*****
SCOPE
LDFPS #47400&57760
LOF N6,0 ;LOAD 5 INTO ACO
DIF M6,0 ;DIVIDE 5 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 06
NS: .FLT2 5
MS: .FLT2 1
ANS: .FLT2 5
OS: CMP AN6,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN6+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```



\*\*\*\*\*  
 :TEST 11 TEST OF DIV FPU INSTRUCTION  
 : 7 / 2 = 3.5  
 : USING AC1 FPS = 47400 FEC = N/A  
 :\*\*\*\*\*

0022154 104400  
 0022156 170127 047400  
 0022160 172757 000024  
 0022164 174757 000024  
 0022170 170200  
 0022174 022700 047400  
 0022200 001401  
 0022202 104000

SCOPE  
 LD FPS #47400357760  
 LDF N11,1 :LOAD 7 INTO AC1  
 DIV M11,1 :DIVIDE 7 BY 2  
 STFPS FPS :STORE FLOATING POINT STATUS  
 CMP #47400,FPS :CHECK FLOATING POINT STATUS  
 BEQ .+4 :BRANCH IF OK  
 HLT :FPS NOT EQUAL TO 47400

0022204 174167 176572  
 0022210 000406  
 0022212 040740 000000  
 0022216 040400 000000  
 0022222 040540 000000  
 0022226 026767 177770 176546  
 0022234 001401  
 0022236 104002  
 0022240 026767 177760 176536  
 0022246 001401  
 0022250 104002

STF 1,ANS1 :STORE RESULT  
 BR 011  
 N11: .FLT2 7  
 M11: .FLT2 2  
 AN11: .FLT2 3.5  
 O11: CMP AN11,ANS1 :CHECK LEFT HALF  
 BEQ .+4  
 HLT+2 :LEFT HALF IS WRONG  
 CMP AN11+2,ANS2 :CHECK RIGHT HALF  
 BEQ .+4  
 HLT+2 :RIGHT HALF IS WRONG

\*\*\*\*\*  
 :TEST 12 TEST OF DIV FPU INSTRUCTION  
 : 7 / 3 = 2.3333333333333333  
 : USING AC3 FPS = 47400 FEC = N/A  
 :\*\*\*\*\*

0022252 104400  
 0022254 170127 047400  
 0022260 172757 000024  
 0022264 174757 000024  
 0022270 170200  
 0022272 022700 047400  
 0022276 001401  
 0022300 104000

SCOPE  
 LD FPS #47400357760  
 LDF N12,3 :LOAD 7 INTO AC3  
 DIV M12,3 :DIVIDE 7 BY 3  
 STFPS FPS :STORE FLOATING POINT STATUS  
 CMP #47400,FPS :CHECK FLOATING POINT STATUS  
 BEQ .+4 :BRANCH IF OK  
 HLT :FPS NOT EQUAL TO 47400

0022302 174367 176474  
 0022306 000406  
 0022310 040740 000000  
 0022314 040500 000000  
 0022320 040425 052525  
 0022324 026767 177770 176450  
 0022332 001401  
 0022334 104002  
 0022336 026767 177760 176440  
 0022344 001401  
 0022346 104002

STF 3,ANS1 :STORE RESULT  
 BR 012  
 N12: .FLT2 7  
 M12: .FLT2 3  
 AN12: .FLT2 2.3333333333333333  
 O12: CMP AN12,ANS1 :CHECK LEFT HALF  
 BEQ .+4  
 HLT+2 :LEFT HALF IS WRONG  
 CMP AN12+2,ANS2 :CHECK RIGHT HALF  
 BEQ .+4  
 HLT+2 :RIGHT HALF IS WRONG



MAINDEC-11-JCFPG-3  
JCFPG.F:1 TEST

002644 104400 047400  
002646 170127 000024  
002650 172467 000024  
002654 174467 000024  
002660 170200 047400  
002662 022700 047400  
002666 001401  
002670 104000  
002672 174067 176104  
002676 000406  
002700 040700 000000  
002704 040640 000000  
002710 040231 114632  
002714 026767 177770 176060  
002722 001401  
002724 104002  
002726 026767 177760 176050  
002734 001401  
002736 104002

\*\*\*\*\*  
:TEST 15 TEST OF DIVF FPU INSTRUCTION  
: 7 / 6 = 1.1565656565656566667  
: USING AC3 FPS = 47400 FEC = N/A  
\*\*\*\*\*

SCOPE  
LDFPS #47400,57760  
LDF N15.3 :LOAD 7 INTO AC3  
DIVF N15.3 :DIVIDE 7 BY 6  
STFPS FPS :STORE FLOATING POINT STATUS  
CMP #47400,FPS :CHECK FLOATING POINT STATUS  
BEQ .+4 :BRANCH IF OK  
HLT :FPS NOT EQUAL TO 47400  
STF 0,ANS1 :STORE RESULT  
BR 015  
N15: .FLT2  
M15: .FLT2  
ANS1: .FLT2  
015: CMP AN15,ANS1 :CHECK LEFT HALF  
BEQ .+4  
HLT+2 :LEFT HALF IS WRONG  
CMP AN15+2,ANS2 :CHECK RIGHT HALF  
BEQ .+4  
HLT+2 :RIGHT HALF IS WRONG

\*\*\*\*\*  
:TEST 15 TEST OF DIVF FPU INSTRUCTION  
: 6 / 5 = 1.2  
: USING AC0 FPS = 47400 FEC = N/A  
\*\*\*\*\*

SCOPE  
LDFPS #47400,57760  
LDF N16.0 :LOAD 6 INTO AC0  
DIVF N16.0 :DIVIDE 6 BY 5  
STFPS FPS :STORE FLOATING POINT STATUS  
CMP #47400,FPS :CHECK FLOATING POINT STATUS  
BEQ .+4 :BRANCH IF OK  
HLT :FPS NOT EQUAL TO 47400  
STF 0,ANS1 :STORE RESULT  
BR 015  
N16: .FLT2  
M16: .FLT2  
ANS1: .FLT2  
016: CMP AN15,ANS1 :CHECK LEFT HALF  
BEQ .+4  
HLT+2 :LEFT HALF IS WRONG  
CMP AN16+2,ANS2 :CHECK RIGHT HALF  
BEQ .+4  
HLT+2 :RIGHT HALF IS WRONG







```

979
980
981
982
983
984 003524 104400
985 003526 170127 047400
986 003532 172467 000024
987 003536 174467 000024
988 003542 170200
989 003544 022700 047400
990 003550 001401
991 003552 104000
992
993 003554 174067 175222
994 003560 000406
995 003562 040500 000000
996 003566 040500 000000
997 003572 040252 125253
998 003576 026767 177770 175176
999 003604 001401
1000 003606 104002
1001 003610 026767 177760 175166
1002 003616 001401
1003 003620 104002
1004
1005
1006
1007
1008
1009
1010 003622 104400
1011 003624 170127 047400
1012 003630 172467 000024
1013 003634 174467 000024
1014 003640 170200
1015 003642 022700 047400
1016 003646 001401
1017 003650 104000
1018
1019 003652 174067 175124
1020 003656 000406
1021 003660 040500 000000
1022 003664 040400 000000
1023 003670 040300 000000
1024 003674 026767 177770 175100
1025 003702 001401
1026 003704 104002
1027 003706 026767 177760 175070
1028 003714 001401
1029 003716 104002
1030
1031

```

```

*****
:TEST 25 TEST OF DIVF FPU INSTRUCTION
: 4 / 3 = 1.33333333333333333333
: USING ACC FPS = 47400 FEC = N/A
*****

```

```

SCOPE
LOFPS #47400&57760
LOF N25,0 ;LOAD 4 INTO ACC
DIVF M25,0 ;DIVIDE 4 BY 3
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 025
N25: .FLT2 4
M25: .FLT2 3
ANS5: .FLT2 1.33333333333333333333
025: CMP AN25,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN25+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

```

*****
:TEST 26 TEST OF DIVF FPU INSTRUCTION
: 3 / 2 = 1.5
: USING ACC FPS = 47400 FEC = N/A
*****

```

```

SCOPE
LOFPS #47400&57760
LOF N26,0 ;LOAD 3 INTO ACC
DIVF M26,0 ;DIVIDE 3 BY 2
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 025
N26: .FLT2 3
M26: .FLT2 2
ANS6: .FLT2 1.5
026: CMP AN26,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN26+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

1032  
1033  
1034  
1035  
1036  
1037  
1038  
1039  
1040  
1041  
1042  
1043  
1044  
1045  
1046  
1047  
1048  
1049  
1050  
1051  
1052  
1053  
1054  
1055  
1056  
1057  
1058  
1059  
1060  
1061  
1062  
1063  
1064  
1065  
1066  
1067  
1068  
1069  
1070  
1071  
1072

003720 104400  
003722 170127 047600  
003726 172467 000024  
003732 174467 000030  
003736 170200  
003740 022700 047604  
003744 001401  
003746 104000  
  
003750 174067 175026  
003754 000414  
  
003756 000000 000000 000000 N27:  
003764 000000  
003766 040200 000000 000000 M27:  
003774 000000  
003776 000000 000000 000000 AN27:  
004004 000000  
  
004006 026767 177754 174756 C27:  
004014 001401  
004016 104004  
  
004020 026767 177754 174756  
004026 001401  
004030 104004  
  
004032 026767 177744 174746  
004040 001401  
004042 104004  
  
004044 026767 177734 174736  
004052 001401  
004054 104004

\*\*\*\*\*  
:TEST 27 TEST OF DIVD FPU INSTRUCTION  
: 0 / 1 = 0  
: USING ACC FPC = 47604 FEC = N/A  
\*\*\*\*\*

SCOPE  
LDFPS #47604&57760  
LDD N27,0 :LOAD 0 INTO ACC  
DIVD M27,0 :DIVIDE 0 BY 1  
STFPS FPS :STORE FLOATING POINT STATUS  
CMP #47604,FPS :CHECK FLOATING POINT STATUS  
BEQ .+4 :BRANCH IF OK  
HLT :FPS NOT EQUAL TO 47604  
  
STD 0,ANS1  
BR 027  
  
.FLT4 0  
.FLT4 1  
.FLT4 0  
AN27,ANS1 :CHECK LEFT HALF  
.+4 :LEFT HALF IS WRONG  
AN27+2,ANS2 :CHECK LEFT HALF  
.+4 :LEFT HALF IS WRONG  
AN27+4,ANS3 :CHECK RIGHT HALF  
.+4 :RIGHT HALF IS WRONG  
AN27+6,ANS4 :CHECK RIGHT HALF  
.+4 :RIGHT HALF IS WRONG

```

1073 :*****
1074 :TEST 30 TEST OF DIVD FPU INSTRUCTION
1075 : 1 / 1 = 1
1076 : USING ACC FPC = 47600 FEC = N/A
1077 :*****
1078
1079 004056 104400 SCOPE
1080 004060 170127 047600 LDFPS #47600&57760
1081 004064 172467 000024 LDD N30.0 ;LOAD 1 INTO ACC
1082 004070 174467 000030 DIVD M30.0 ;DIVIDE 1 BY 1
1083 004074 170200 STFPS FPS ;STORE FLOATING POINT STATUS
1084 004076 022700 047600 CMP #47600,FPS ;CHECK FLOATING POINT STATUS
1085 004102 001401 BEQ .+4 ;BRANCH IF OK
1086 004104 104000 HLT ;FPS NOT EQUAL TO 47600
1087
1088 004106 174067 174670 STD 0,ANS1
1089 004112 000414 BR 030
1090
1091 004114 040200 000000 000000 N30: .FLT4 1
1092 004122 000000
1093 004124 040200 000000 000000 M30: .FLT4 1
1094 004132 000000
1095 004134 040200 000000 000000 AN30: .FLT4 1
1096 004142 000000
1097
1098 004144 026767 177764 174630 C30: CMP AN30,ANS1 ;CHECK LEFT HALF
1099 004152 001401 BEQ .+4
1100 004154 104004 HLT+4 ;LEFT HALF IS WRONG
1101
1102 004156 026767 177754 174620 CMP AN30+2,ANS2 ;CHECK LEFT HALF
1103 004164 001401 BEQ .+4
1104 004166 104004 HLT+4 ;LEFT HALF IS WRONG
1105
1106 004170 026767 177744 174610 CMP AN30+4,ANS3 ;CHECK RIGHT HALF
1107 004176 001401 BEQ .+4
1108 004200 104004 HLT+4 ;RIGHT HALF IS WRONG
1109
1110 004202 026767 177734 174600 CMP AN30+6,ANS4 ;CHECK RIGHT HALF
1111 004210 001401 BEQ .+4
1112 004212 104004 HLT+4 ;RIGHT HALF IS WRONG
1113

```

```

1114 :*****
1115 :TEST 31 TEST OF DIVD FPU INSTRUCTION
1116 : 2 / 1 = 2
1117 : USING ACO FPC = 47600 FEC = N/A
1118 :*****
1119
1120 004214 104400 SCOF
1121 004216 170127 047600 LDFPS #47600&57760
1122 004222 172467 000024 LDD N31,0 ;LOAD 2 INTO ACO
1123 004226 174467 000030 DIVD M31,0 ;DIVIDE 2 BY 1
1124 004232 170200 STFPS FPS ;STORE FLOATING POINT STATUS
1125 004234 022700 047600 CMP #47600,FPS ;CHECK FLOATING POINT STATUS
1126 004240 001401 BEQ .+4 ;BRANCH IF OK
1127 004242 104000 HLT ;FPS NOT EQUAL TO 47600
1128
1129 004244 174067 174532 STD C,ANS1
1130 004250 000414 BR C31
1131
1132 004252 040400 000000 000000 N31: .FLT4 2
1133 004260 000000
1134 004262 040200 000000 000000 M31: .FLT4 1
1135 004270 000000
1136 004272 040400 000000 000000 AN31: .FLT4 2
1137 004300 000000
1138
1139 004302 026767 177764 174472 031: CMP AN31,ANS1 ;CHECK LEFT HALF
1140 004310 001401 BEQ .+4
1141 004312 104004 HLT+4 ;LEFT HALF IS WRONG
1142
1143 004314 026767 177754 174462 CMP AN31+2,ANS2 ;CHECK LEFT HALF
1144 004322 001401 BEQ .+4
1145 004324 104004 HLT+4 ;LEFT HALF IS WRONG
1146
1147 004326 026767 177744 174452 CMP AN31+4,ANS3 ;CHECK RIGHT HALF
1148 004334 001401 BEQ .+4
1149 004336 104004 HLT+4 ;RIGHT HALF IS WRONG
1150
1151 004340 026767 177734 174442 CMP AN31+6,ANS4 ;CHECK RIGHT HALF
1152 004346 001401 BEQ .+4
1153 004350 104004 HLT+4 ;RIGHT HALF IS WRONG
1154

```

```

1155 :*****
1156 :TEST 32 TEST OF DIVD FPU INSTRUCTION
1157 : 3 / 1 = 3
1158 : USING ACO FPC = 47600 FEC = N/A
1159 :*****
1160
1161 004352 104400 SCOPE
1162 004354 170127 047600 LDFPS #47600&57760
1163 004360 172467 000024 LDD N32,0 ;LOAD 3 INTO ACO
1164 004364 174467 000030 DIVD M32,0 ;DIVIDE 3 BY 1
1165 004370 170200 STFPS FPS ;STORE FLOATING POINT STATUS
1166 004372 022700 047600 CMP #47600,FPS ;CHECK FLOATING POINT STATUS
1167 004376 001401 BEQ .+4 ;BRANCH IF OK
1168 004400 104000 HLT ;FPS NOT EQUAL TO 47600
1169
1170 004402 174067 174374 STD 0,ANS1
1171 004406 000414 BR 032
1172
1173 004410 040500 000000 000000 N32: .FLT4 3
1174 004416 000000
1175 004420 040200 000000 000000 M32: .FLT4 1
1176 004426 000000
1177 004430 040500 000000 000000 AN32: .FLT4 3
1178 004436 000000
1179
1180 004440 026767 177764 174334 C32: CMP AN32,ANS1 ;CHECK LEFT HALF
1181 004446 001401 BEQ .+4
1182 004450 104004 HLT+4 ;LEFT HALF IS WRONG
1183
1184 004452 026767 177754 174324 CMP AN32+2,ANS2 ;CHECK LEFT HALF
1185 004460 001401 BEQ .+4
1186 004462 104004 HLT+4 ;LEFT HALF IS WRONG
1187
1188 004464 026767 177744 174314 CMP AN32+4,ANS3 ;CHECK RIGHT HALF
1189 004472 001401 BEQ .+4
1190 004474 104004 HLT+4 ;RIGHT HALF IS WRONG
1191
1192 004476 026767 177734 174304 CMP AN32+6,ANS4 ;CHECK RIGHT HALF
1193 004504 001401 BEQ .+4
1194 004506 104004 HLT+4 ;RIGHT HALF IS WRONG
1195

```

N02

MAINDEC-11-DCFPG-C  
DCFPG.P11 TEST

TEST OF DIVF AND DIVD MACY11 27(732) 17-SEP-76 10:28 PAGE 26

```

1196
1197
1198
1199
1200
1201
1202 004510 104400 SCOPE
1203 004512 170127 047600 LDFPS #47600&57760
1204 004516 172467 000024 LDD N33,0 ;LOAD 4 INTO ACO
1205 004522 174467 000030 DIVD M33,0 ;DIVIDE 4 BY 1
1206 004526 170200 STFPS FPS ;STORE FLOATING POINT STATUS
1207 004530 022700 047600 CMP #47600,FPS ;CHECK FLOATING POINT STATUS
1208 004534 001401 BEQ .+4 ;BRANCH IF OK
1209 004536 104000 HLT ;FPS NOT EQUAL TO 47600
1210
1211 004540 174067 174236 STD 0,ANS1
1212 004544 000414 BR 033
1213
1214 004546 040600 000000 000000 N33: .FLT4 4
1215 004554 000000
1216 004556 040200 000000 000000 M33: .FLT4 1
1217 004564 000000
1218 004566 040600 000000 000000 AN33: .FLT4 4
1219 004574 000000
1220
1221 004576 026767 177764 174176 033: CMP AN33,ANS1 ;CHECK LEFT HALF
1222 004604 001401 BEQ .+4
1223 004606 104004 HLT+4 ;LEFT HALF IS WRONG
1224
1225 004610 026767 177754 174166 CMP AN33+2,ANS2 ;CHECK LEFT HALF
1226 004616 001401 BEQ .+4
1227 004620 104004 HLT+4 ;LEFT HALF IS WRONG
1228
1229 004622 026767 177744 174156 CMP AN33+4,ANS3 ;CHECK RIGHT HALF
1230 004630 001401 BEQ .+4
1231 004632 104004 HLT+4 ;RIGHT HALF IS WRONG
1232
1233 004634 026767 177734 174146 CMP AN33+6,ANS4 ;CHECK RIGHT HALF
1234 004642 001401 BEQ .+4
1235 004644 104004 HLT+4 ;RIGHT HALF IS WRONG
1236

```







E03

MAINDEC-11-DCFG-C  
DCFG.P11

TEST OF DIV AND DIVD MACY!! 27.732) 17-SEP-76 10:28 PAGE 30

```

*****
:TEST 37                                TEST OF DIVD FPU INSTRUCTION
:   7 / 2 = 3.5
:   USING AC2                            FPC = 47600    FEC = N/A
*****

```

```

:005300
:005302
:005304
:005306
:005308
:005310
:005312
:005314
:005316
:005318
:005320
:005322
:005324
:005326
:005330
:005334
:005336
:005340
:005344
:005346
:005350
:005354
:005356
:005360
:005364
:005366
:005370
:005374
:005376
:005400
:005406
:005410
:005414
:005418
:005422
:005426
:005430
:005434
:005438
:005442
:005446
:005450
:005454
:005458
:005462
:005466
:005470
:005474
:005478
:005482
:005486
:005490
:005494
:005498
:005500

```

```

005300 104400
005302 170127 047600
005304 172667 000024
005306 174667 000030
005310 170200
005312 222700 047600
005314 001401
005316 104000
005330 174267 173446
005334 000414
005336 040740 000000 000000 N37:
005340 000000
005342 040400 000000 000000 M37:
005344 000000
005346 040540 000000 000000 AN37:
005350 000000
005352 026767 177764 173406 C37:
005354 001401
005356 104004
005400 026767 177754 173376
005406 001401
005410 104004
005414 026767 177744 173366
005418 001401
005422 104004
005426 026767 177734 173356
005430 001401
005434 104004

```

```

SCOPE
LDFPS #47600357760
LDD M37.2 :LOAD 7 INTO AC2
DIVD M37.2 :DIVIDE 7 BY 2
STFPS FPS :STORE FLOATING POINT STATUS
CMP #47600.FPS :CHECK FLOATING POINT STATUS
BEQ .+4 :BRANCH IF OK
HLT :FPS NOT EQUAL TO 47600

STD 2,ANS1
BR C37

N37: .FLT4 7
M37: .FLT4 2
AN37: .FLT4 3.5

C37: CMP AN37,ANS1 :CHECK LEFT HALF
      BEQ .+4 :LEFT HALF IS WRONG
      HLT+4

      CMP AN37+2,ANS2 :CHECK LEFT HALF
      BEQ .+4 :LEFT HALF IS WRONG
      HLT+4

      CMP AN37+4,ANS3 :CHECK RIGHT HALF
      BEQ .+4 :RIGHT HALF IS WRONG
      HLT+4

      CMP AN37+6,ANS4 :CHECK RIGHT HALF
      BEQ .+4 :RIGHT HALF IS WRONG
      HLT+4

```

```

*****
:TEST 40                                TEST OF DIVD FPU INSTRUCTION
: 7 / 3 = 2.333333333333333333333333
:   USING AC1                          FPC = 47600      FEC = N/A
*****

```

```

:005436 104400
:005440 170127 047600
:005444 172567 000024
:005450 174567 000030
:005454 170200
:005456 022700 047600
:005458 001401
:005464 104000
:005466 174167 173310
:005472 000414
:005474 040740 000000 000000 N40: .FLT4 7
:005502 000000
:005504 040500 000000 000000 M40: .FLT4 3
:005512 000000
:005514 040425 052525 052525 AN40: .FLT4 2.333333333333333333333333
:005522 052525
:005524 026767 177764 173250 C40: CMP AN40,ANS1 :CHECK LEFT HALF
:005532 001401 BEQ .+4 :LEFT HALF IS WRONG
:005534 104004 HLT+4
:005536 026767 177754 173240 CMP AN40+2,ANS2 :CHECK LEFT HALF
:005544 001401 BEQ .+4 :LEFT HALF IS WRONG
:005546 104004 HLT+4
:005550 026767 177744 173230 CMP AN40+4,ANS3 :CHECK RIGHT HALF
:005558 001401 BEQ .+4 :RIGHT HALF IS WRONG
:005560 104004 HLT+4
:005562 026767 177734 173220 CMP AN40+6,ANS4 :CHECK RIGHT HALF
:005570 001401 BEQ .+4 :RIGHT HALF IS WRONG
:005572 104004 HLT+4

```

```

SCOPE
LOFPS #47600&57760
LOD M40,1 :LOAD 7 INTO AC1
DIVD M40,1 :DIVIDE 7 BY 3
STFPS FPS :STORE FLOATING POINT STATUS
CMP #47600,FPS :CHECK FLOATING POINT STATUS
BEQ .+4 :BRANCH IF OK
HLT :FPS NOT EQUAL TO 47600

STD 1,ANS1
BR C40

N40: .FLT4 7
M40: .FLT4 3
AN40: .FLT4 2.333333333333333333333333

C40: CMP AN40,ANS1 :CHECK LEFT HALF
      BEQ .+4 :LEFT HALF IS WRONG
      HLT+4

CMP AN40+2,ANS2 :CHECK LEFT HALF
      BEQ .+4 :LEFT HALF IS WRONG
      HLT+4

CMP AN40+4,ANS3 :CHECK RIGHT HALF
      BEQ .+4 :RIGHT HALF IS WRONG
      HLT+4

CMP AN40+6,ANS4 :CHECK RIGHT HALF
      BEQ .+4 :RIGHT HALF IS WRONG
      HLT+4

```

```

*****
:TEST 41 TEST OF DIVD FPU INSTRUCTION
: 7 / 4 = 1.75
: USING AC1 FPC = 47600 FEC = N/A
*****

```

```

005574
005575
005576
005577
005578
005579
005580
005581
005582
005583
005584
005585
005586
005587
005588
005589
005590
005591
005592
005593
005594
005595
005596
005597
005598
005599
005600
005601
005602
005603
005604
005605
005606
005607
005608
005609
005610
005611
005612
005613
005614
005615
005616
005617
005618
005619
005620
005621
005622
005623
005624
005625
005626
005627
005628
005629
005630
005631
005632
005633
005634
005635
005636
005637
005638
005639
005640
005641
005642
005643
005644
005645
005646
005647
005648
005649
005650
005651
005652
005653
005654
005655
005656
005657
005658
005659
005660
005661
005662
005663
005664
005665
005666
005667
005668
005669
005670
005671
005672
005673
005674
005675
005676
005677
005678
005679
005680
005681
005682
005683
005684
005685
005686
005687
005688
005689
005690
005691
005692
005693
005694
005695
005696
005697
005698
005699
005700
005701
005702
005703
005704
005705
005706
005707
005708
005709
005710
005711
005712
005713
005714
005715
005716
005717
005718
005719
005720
005721
005722
005723
005724
005725
005726
005727
005728
005729
005730
005731
005732
005733
005734
005735
005736
005737
005738
005739
005740
005741
005742
005743
005744
005745
005746
005747
005748
005749
005750
005751
005752
005753
005754
005755
005756
005757
005758
005759
005760
005761
005762
005763
005764
005765
005766
005767
005768
005769
005770
005771
005772
005773
005774
005775
005776
005777
005778
005779
005780
005781
005782
005783
005784
005785
005786
005787
005788
005789
005790
005791
005792
005793
005794
005795
005796
005797
005798
005799
005800
005801
005802
005803
005804
005805
005806
005807
005808
005809
005810
005811
005812
005813
005814
005815
005816
005817
005818
005819
005820
005821
005822
005823
005824
005825
005826
005827
005828
005829
005830
005831
005832
005833
005834
005835
005836
005837
005838
005839
005840
005841
005842
005843
005844
005845
005846
005847
005848
005849
005850
005851
005852
005853
005854
005855
005856
005857
005858
005859
005860
005861
005862
005863
005864
005865
005866
005867
005868
005869
005870
005871
005872
005873
005874
005875
005876
005877
005878
005879
005880
005881
005882
005883
005884
005885
005886
005887
005888
005889
005890
005891
005892
005893
005894
005895
005896
005897
005898
005899
005900
005901
005902
005903
005904
005905
005906
005907
005908
005909
005910
005911
005912
005913
005914
005915
005916
005917
005918
005919
005920
005921
005922
005923
005924
005925
005926
005927
005928
005929
005930
005931
005932
005933
005934
005935
005936
005937
005938
005939
005940
005941
005942
005943
005944
005945
005946
005947
005948
005949
005950
005951
005952
005953
005954
005955
005956
005957
005958
005959
005960
005961
005962
005963
005964
005965
005966
005967
005968
005969
005970
005971
005972
005973
005974
005975
005976
005977
005978
005979
005980
005981
005982
005983
005984
005985
005986
005987
005988
005989
005990
005991
005992
005993
005994
005995
005996
005997
005998
005999
006000

```

005574	104400				SCOPE			
005575	170127	047600			LDFPS	#47600357760		
005576	172567	000024			LDD	M41.1	:LOAD 7 INTO AC1	
005577	174567	000030			DIVD	M41.1	:DIVIDE 7 BY 4	
005578	170200				STFPS	FPS	:STORE FLOATING POINT STATUS	
005579	022700	047600			CMP	#47500.FPS	:CHECK FLOATING POINT STATUS	
005580	001401				BEG	.+4	:BRANCH IF OK	
005581	104000				HLT		:FPS NOT EQUAL TO 47600	
005624	174167	173152			STD	1.ANS1		
005630	000414				BR	C41		
005633	040740	000000	000000	M41:	.FLT4	7		
005640	000000							
005642	040600	000000	000000	M41:	.FLT4	4		
005650	000000							
005652	040340	000000	000000	AN41:	.FLT4	1.75		
005660	000000							
005662	026767	177754	173112	C41:	CMP	AN41.ANS1	:CHECK LEFT HALF	
005670	001401				BEG	.+4		
005672	104004				HLT+4		:LEFT HALF IS WRONG	
005674	026767	177754	173102		CMP	AN41+2.ANS2	:CHECK LEFT HALF	
005702	001401				BEG	.+4		
005704	104004				HLT+4		:LEFT HALF IS WRONG	
005706	026767	177744	173072		CMP	AN41+4.ANS3	:CHECK RIGHT HALF	
005714	001401				BEG	.+4		
005716	104004				HLT+4		:RIGHT HALF IS WRONG	
005720	026767	177734	173052		CMP	AN41+6.ANS4	:CHECK RIGHT HALF	
005728	001401				BEG	.+4		
005730	104004				HLT+4		:RIGHT HALF IS WRONG	

```

*****
TEST 42 TEST OF DIVD FPU INSTRUCTION
7 5 = 1.4
USING AC3 FPC = 47600 FEC = N/A
*****

```

```

005732
005734
005740
005744
005750
005752
005756
005760
005762
005766
005770
005776
006000
006006
006010
006016
006020
006026
006030
006032
006040
006042
006044
006052
006054
006056
006064
006066

```

```

104400
170127 047600
172767 000024
174767 000030
170200 047600
001401
104000
174367 173014
000414
040740 000000 000000 M42:
000000
040640 000000 000000 M42:
000000
040263 031463 031463 AN42:
031463
026767 177764 172754 C42:
001401
104004
026767 177754 172744
001401
104004
026767 177744 172734
001401
104004
026767 177734 172724
001401
104004

```

```

SCOPE
LOFPS #47600&57760
LDD M42,3
DIVD M42,3
STFPS FPS
CMP #47600,FPS
SEQ .+4
HLT
STD 3,ANS1
BR C42
.FLT4 7
.FLT4 5
.FLT4 1.4
CMP AN42,ANS1
BEQ .+4
HLT+4
CMP AN42+2,ANS2
BEQ .+4
HLT+4
CMP AN42+4,ANS3
BEQ .+4
HLT+4
CMP AN42+6,ANS4
BEQ .+4
HLT+4

```

```

:LOAD 7 INTO AC3
:DIVIDE 7 BY 5
:STORE FLOATING POINT STATUS
:CHECK FLOATING POINT STATUS
:BRANCH IF OK
:FPS NOT EQUAL TO 47600
:CHECK LEFT HALF
:LEFT HALF IS WRONG
:CHECK LEFT HALF
:LEFT HALF IS WRONG
:CHECK RIGHT HALF
:RIGHT HALF IS WRONG
:CHECK RIGHT HALF
:RIGHT HALF IS WRONG

```

15504  
15505  
15506  
15507  
15508  
15509  
15510  
15511  
15512  
15513  
15514  
15515  
15516  
15517  
15518  
15519  
15520  
15521  
15522  
15523  
15524  
15525  
15526  
15527  
15528  
15529  
15530  
15531  
15532  
15533  
15534  
15535  
15536  
15537  
15538  
15539  
15540  
15541  
15542  
15543  
15544  
15545  
15546  
15547  
15548  
15549  
15550  
15551  
15552  
15553  
15554  
15555  
15556  
15557  
15558  
15559  
15560

```

*****
:TEST 43 TEST OF DIVD FPU INSTRUCTION
: 7 / 6 = 1.16666666666666667
: USING AC1 FPC = 47600 FEC = N/A
*****
  
```

006070	104400					SCOPE		
006072	170127	047600				LDFPS	#47600&57760	
006076	172567	000024				LDD	N43,1	:LOAD 7 INTO AC1
006102	174567	000030				DIVD	M43,1	:DIVIDE 7 BY 6
006106	170200					STFPS	FPS	:STORE FLOATING POINT STATUS
006110	022700	047600				COMP	#47600.FPS	:CHECK FLOATING POINT STATUS
006114	001401					BEQ	.+4	:BRANCH IF OK
006116	104000					HLT		:FPS NOT EQUAL TO 47600
006120	174167	172656				STD	1,ANS1	
006124	000414					BR	043	
006126	040740	000000	000000	N43:	.FLT4	7		
006134	000000							
006136	040700	000000	000000	M43:	.FLT4	6		
006144	000000							
006146	040225	052525	052525	AN43:	.FLT4	1.16666666666666667		
006154	052525							
006156	026767	177764	172616	C43:	COMP	AN43,ANS1		:CHECK LEFT HALF
006164	001401				BEQ	.+4		
006166	104004				HLT+4			:LEFT HALF IS WRONG
006170	026767	177754	172606		COMP	AN43+2,ANS2		:CHECK LEFT HALF
006176	001401				BEQ	.+4		
006200	104004				HLT+4			:LEFT HALF IS WRONG
006202	026767	177744	172576		COMP	AN43+4,ANS3		:CHECK RIGHT HALF
006210	001401				BEQ	.+4		
006212	104004				HLT+4			:RIGHT HALF IS WRONG
006214	026767	177734	172566		COMP	AN43+6,ANS4		:CHECK RIGHT HALF
006222	001401				BEQ	.+4		
006224	104004				HLT+4			:RIGHT HALF IS WRONG



# K03

MAINDEC-11-DCFG-3  
DCFG.P11 TEST

TEST OF DIVF AND DIVD MACY11 27(732) 17-SEP-76 10:28 PAGE 36

```
*****  
:TEST 45 TEST OF DIVD FPU INSTRUCTION  
: 6 / 4 = 1.5  
: USING ACO FPC = 47600 FEC = N/A  
*****  
1606  
1607  
1608  
1609  
1610  
1611  
1612 006354 104400 SCOPE  
1613 006366 170127 047600 LDFPS #47600&57760  
1614 006372 172467 000024 LDD N45,0 ;LOAD 6 INTO ACO  
1615 006376 174467 000030 DIVD M45,0 ;DIVIDE 6 BY 4  
1616 006402 170200 STFPS FPS ;STORE FLOATING POINT STATUS  
1617 006404 022700 047600 CMP #47600,FPS ;CHECK FLOATING POINT STATUS  
1618 006410 001401 BEQ .+4 ;BRANCH IF OK  
1619 006412 104000 HLT ;FPS NOT EQUAL TO 47600  
1620  
1621 006414 174067 172362 STD 0,ANS1  
1622 00642C 000414 BR 045  
1623  
1624 006422 040700 000000 000000 N45: .FLT4 6  
1625 006430 000000  
1626 006432 040600 000000 000000 M45: .FLT4 4  
1627 006440 000000  
1628 006442 040300 000000 000000 AN45: .FLT4 1.5  
1629 006450 000000  
1630  
1631 006452 026767 177764 172322 C45: CMP AN45,ANS1 ;CHECK LEFT HALF  
1632 006460 001401 BEQ .+4  
1633 006462 104004 HLT+4 ;LEFT HALF IS WRONG  
1634  
1635 006464 026767 177754 172312 CMP AN45+2,ANS2 ;CHECK LEFT HALF  
1636 006472 001401 BEQ .+4  
1637 006474 104004 HLT+4 ;LEFT HALF IS WRONG  
1638  
1639 006476 026767 177744 172302 CMP AN45+4,ANS3 ;CHECK RIGHT HALF  
1640 006504 001401 BEQ .+4  
1641 006506 104004 HLT+4 ;RIGHT HALF IS WRONG  
1642  
1643 006510 026767 177734 172272 CMP AN45+6,ANS4 ;CHECK RIGHT HALF  
1644 006516 001401 BEQ .+4  
1645 006520 104004 HLT+4 ;RIGHT HALF IS WRONG  
1646
```

```

1647
1648
1649
1650
1651
1652
1653 006522 104400          SCOPE
1654 006524 170127 047600  LDFPS #47600&57760
1655 006530 172467 000024  LDD   M46,0          ;LOAD 6 INTO ACO
1656 006534 174467 000030  DIVD  M46,0          ;DIVIDE 6 BY 3
1657 006540 170200          STFPS FPS             ;STORE FLOATING POINT STATUS
1658 006542 022700 047600  CMP   #47600,FPS     ;CHECK FLOATING POINT STATUS
1659 006546 001401          BEQ   .+4             ;BRANCH IF OK
1660 006550 104000          HLT                   ;FPS NOT EQUAL TO 47600
1661
1662 006552 174067 172224  STD   C,ANS1
1663 006556 000414          BR    C46
1664
1665 006560 040700 000000 000000 N46: .FLT4 6
1666 006566 000000
1667 006570 040500 000000 000000 M46: .FLT4 3
1668 006576 000000
1669 006600 040400 000000 000000 AN46: .FLT4 2
1670 006606 000000
1671
1672 006610 026767 177764 172154 C46:  CMP   AN46,ANS1    ;CHECK LEFT HALF
1673 006616 001401          BEQ   .+4
1674 006620 104004          HLT+4    ;LEFT HALF IS WRONG
1675
1676 006622 026767 177754 172154  CMP   A1+46+2,ANS2   ;CHECK LEFT HALF
1677 006630 001401          BEQ   .+4
1678 006632 104004          HLT+4    ;LEFT HALF IS WRONG
1679
1680 006634 026767 177744 172144  CMP   AN46+4,ANS3    ;CHECK RIGHT HALF
1681 006642 001401          BEQ   .+4
1682 006644 104004          HLT+4    ;RIGHT HALF IS WRONG
1683
1684 006646 026767 177734 172134  CMP   AN46+6,ANS4    ;CHECK RIGHT HALF
1685 006654 001401          BEQ   .+4
1686 006656 104004          HLT+4    ;RIGHT HALF IS WRONG
1687

```



# N03

MAINDEC-11-DCFPG-C  
DCFPG.P11 TEST

TEST OF DIVF AND DIVD MACY11 27(732) 17-SEP-76 10:28 PAGE 39

```
*****
:TEST 50 TEST OF DIVD FPU INSTRUCTION
: 5 / 2 = 2.5
: USING ACO FPC = 47600 FEC = N/A
*****

1729
1730
1731
1732
1733
1734
1735 007016 104400 SCOPE
1736 007020 170127 047600 LDFPS #47600&57760
1737 007024 172467 000024 LDD N50.0 ;LOAD 5 INTO ACO
1739 007030 174467 000030 DIVD M50.0 ;DIVIDE 5 BY 2
1739 007034 170200 STFPS FPS ;STORE FLOATING POINT STATUS
1740 007036 022700 047600 CMP #47600,FPS ;CHECK FLOATING POINT STATUS
1741 007042 001401 BEQ .+4 ;BRANCH IF OK
1742 007044 104000 HLT ;FPS NOT EQUAL TO 47600
1743
1744 007046 174067 171730 STD 0,ANS1
1745 007052 000414 BR CSO
1746
1747 007054 040640 000000 000000 N50: .FLT4 5
1748 007062 000000
1749 007064 040400 000000 000000 M50: .FLT4 2
1750 007072 000000
1751 007074 040440 000000 000000 AN50: .FLT4 2.5
1752 007102 000000
1753
1754 007104 026767 177764 171670 CSO: CMP AN50,ANS1 ;CHECK LEFT HALF
1755 007112 001401 BEQ .+4
1756 007114 104004 HLT+4 ;LEFT HALF IS WRONG
1757
1758 007116 026767 177754 171660 CMP AN50+2,ANS2 ;CHECK LEFT HALF
1759 007124 001401 BEQ .+4
1760 007126 104004 HLT+4 ;LEFT HALF IS WRONG
1761
1762 007130 026767 177744 171650 CMP AN50+4,ANS3 ;CHECK RIGHT HALF
1763 007136 001401 BEQ .+4
1764 007140 104004 HLT+4 ;RIGHT HALF IS WRONG
1765
1766 007142 026767 177734 171640 CMP AN50+6,ANS4 ;CHECK RIGHT HALF
1767 007150 001401 BEQ .+4
1768 007152 104004 HLT+4 ;RIGHT HALF IS WRONG
1769
```







# E04

MAINDE-11-00FF0-1  
00702.P11 TEST

TEST OF DIVF AND DIVD MACY!! 27(732) 17-SEP-76 10:28 PAGE 43

```

*****
TEST 54 TEST OF DIVD FPU INSTRUCTION
3 2 = 1.5
USING ACC FPC = 47600 FEC = N/A
*****

```

```

007636
007637
007638
007639
007640
007641
007642
007643
007644
007645
007646
007647
007648
007649
007650
007651
007652
007653
007654
007655
007656
007657
007658
007659
007660
007661
007662
007663
007664
007665
007666
007667
007668
007669
007670
007671
007672
007673
007674
007675
007676
007677
007678
007679
007680
007681
007682
007683
007684
007685
007686
007687
007688
007689
007690
007691
007692
007693
007694
007695
007696
007697
007698
007699
007700
007701
007702
007703
007704
007705
007706
007707
007708
007709
007710
007711
007712
007713
007714
007715
007716
007717
007718
007719
007720
007721
007722
007723
007724
007725
007726
007727
007728
007729
007730
007731
007732
007733
007734
007735
007736
007737
007738
007739
007740
007741
007742
007743
007744
007745
007746
007747
007748
007749
007750
007751
007752
007753
007754
007755
007756
007757
007758
007759
007760
007761
007762
007763
007764
007765
007766
007767
007768
007769
007770
007771
007772
007773
007774
007775
007776
007777
007778
007779
007780
007781
007782
007783
007784
007785
007786
007787
007788
007789
007790
007791
007792
007793
007794
007795
007796
007797
007798
007799
007800

```

007636	104400	047600	SCOPE				
007637	174067	000024	LOFPS	#47600357760			
007638	174467	000030	LDD	M54.0		: LOAD 3 INTO ACC	
007639	174467	000030	DIVD	M54.0		: DIVIDE 3 BY 2	
007640	170200	047600	LOFPS	M54.0		: STORE FLOATING POINT STATUS	
007641	001401		COMP	#47600.FPS		: CHECK FLOATING POINT STATUS	
007642	104000		BEQ	+.4		: BRANCH IF OK	
007643			HLT			: FPS NOT EQUAL TO 47600	
007644	040500	000000	STD	0.ANS1			
007645	000000	000000	BR	C54			
007646	000000	000000			M54: .FLT4	3	
007647	000000	000000			M54: .FLT4	2	
007648	040400	000000			ANS4: .FLT4	1.5	
007649	000000	000000					
007650	040300	000000					
007651	000000						
007652	026767	177764	171100	C54: COMP	ANS4.ANS1		: CHECK LEFT HALF
007653	001401			BEQ	+.4		
007654	104004			HLT+4			: LEFT HALF IS WRONG
007655							
007656	026767	177754	171070	COMP	ANS4+2.ANS2		: CHECK LEFT HALF
007657	001401			BEQ	+.4		
007658	104004			HLT+4			: LEFT HALF IS WRONG
007659							
007660	026767	177744	171060	COMP	ANS4+4.ANS3		: CHECK RIGHT HALF
007661	001401			BEQ	+.4		
007662	104004			HLT+4			: RIGHT HALF IS WRONG
007663							
007664	026767	177734	171050	COMP	ANS4+6.ANS4		: CHECK RIGHT HALF
007665	001401			BEQ	+.4		
007666	104004			HLT+4			: RIGHT HALF IS WRONG





\*\*\*\*\*  
: TEST 57 TEST OF DIVD FPU INSTRUCTION  
: .3333333333333333 / .5 = .66666666666666667  
: USING ACC FPC = 47600 FEC = N/A  
\*\*\*\*\*

010240  
010242  
010246  
010252  
010256  
010260  
010254  
010266  
010270  
010274  
010276  
010304  
010306  
010314  
010316  
010324  
010326  
010328  
010336  
010340  
010346  
010350  
010352  
010360  
010362  
010364  
010372  
010374

104400  
170127  
172467  
174467  
170200  
222700  
001401  
104000  
174067  
000414  
037652  
125253  
040000  
000000  
040052  
125253  
026767  
001401  
104004  
026767  
001401  
104004  
026767  
001401  
104004  
026767  
001401  
104004  
026767  
001401  
104004

SCOPE  
LDFPS #47600357760  
LDD M57.0  
DIVD M57.0  
STFPS FPS  
CMP #47600.FPS  
BEQ .+4  
HLT  
STD C,ANS1  
BR C57  
M57: .FLT4 .3333333333333333  
M57: .FLT4 .5  
ANS7: .FLT4 .66666666666666667  
C57: CMP AN57,ANS1  
BEQ .+4  
HLT+4  
CMP AN57+2,ANS2  
BEQ .+4  
HLT+4  
CMP AN57+4,ANS3  
BEQ .+4  
HLT+4  
CMP AN57+6,ANS4  
BEQ .+4  
HLT+4

:LOAD .3333333333333333 INTO ACC  
:DIVIDE .3333333333333333 BY .5  
:STORE FLOATING POINT STATUS  
:CHECK FLOATING POINT STATUS  
:BRANCH IF OK  
:FPS NOT EQUAL TO 47600  
:CHECK LEFT HALF  
:LEFT HALF IS WRONG  
:CHECK LEFT HALF  
:LEFT HALF IS WRONG  
:CHECK RIGHT HALF  
:RIGHT HALF IS WRONG  
:CHECK RIGHT HALF  
:RIGHT HALF IS WRONG

```

*****
TEST 60 TEST OF DIVD FPU INSTRUCTION
.6666666666666667 / .5 = 1.3333333333333333
USING ACD FPC = 47600 FEC = N/A
*****

```

010376  
010400  
010404  
010410  
010414  
010416  
010422  
010424  
  
010426  
010432  
  
010434  
010442  
010444  
010452  
010454  
010462  
  
010464  
010472  
010474  
  
010476  
010504  
010506  
  
010510  
010516  
010520  
  
010522  
010530  
010532

```

104400
170127 047600
172467 000024
174467 000030
170200
322700 047600
001401
104000

174067 170350
000414

040052 125252 125252 N60:
125253
040000 000000 000000 M60:
000000
040252 125252 125252 AN60:
125253

026767 177764 170310 C60:
001401
104004

026767 177754 170300
001401
104004

026767 177744 170270
001401
104004

026767 177734 170260
001401
104004

```

```

SCOPE
LDFPS #47600,57760
LDD N60,0 :LOAD .6666666666666667 INTO ACD
DIVD M60,0 :DIVIDE .6666666666666667 BY .5
STFPS FPS :STORE FLOATING POINT STATUS
CMP #47600,FPS :CHECK FLOATING POINT STATUS
BEQ .+4 :BRANCH IF OK
HLT :FPS NOT EQUAL TO 47600

STD C,ANS1
BR 060

.FLT4 .6666666666666667
.FLT4 .5
.FLT4 1.3333333333333333

CMP AN60,ANS1 :CHECK LEFT HALF
BEQ .+4 :LEFT HALF IS WRONG
HLT+4

CMP AN60+2,ANS2 :CHECK LEFT HALF
BEQ .+4 :LEFT HALF IS WRONG
HLT+4

CMP AN60+4,ANS3 :CHECK RIGHT HALF
BEQ .+4 :RIGHT HALF IS WRONG
HLT+4

CMP AN60+6,ANS4 :CHECK RIGHT HALF
BEQ .+4 :RIGHT HALF IS WRONG
HLT+4

```





```

2197
2198
2199
2190
2191
2192
2193 011052 104400
2194 011054 170127 047600
2195 011060 172467 000042
2196 011064 174467 000046
2197 011070 170200
2198 011072 170367 167724
2199 011076 022700 147600
2200 011102 001401
2201 011104 104000
2202
2203 011106 022767 000004 167706
2204 011114 001401
2205 011116 104000
2206
2207 011120 174067 167656
2208 011124 000414
2209
2210 011126 037652 125252 125252 N63: .FLT4 .33333333333333333333
2211 011134 125253
2212 011136 000000 000000 000000 M63: .FLT4 0
2213 011144 000000
2214 011146 037652 125252 125252 AN63: .FLT4 .33333333333333333333
2215 011154 125253
2216
2217 011156 026767 177764 167616 063: CMP AN63,ANS1 ;CHECK LEFT HALF
2218 011164 001401 BEQ .+4 ;LEFT HALF IS WRONG
2219 011166 104004 HLT+4 ;LEFT HALF IS WRONG
2220
2221 011170 026767 177754 167506 CMP AN63+2,ANS2 ;CHECK LEFT HALF
2222 011176 001401 BEQ .+4 ;LEFT HALF IS WRONG
2223 011200 104004 HLT+4 ;LEFT HALF IS WRONG
2224
2225 011202 026767 177744 167576 CMP AN63+4,ANS3 ;CHECK RIGHT HALF
2226 011210 001401 BEQ .+4 ;RIGHT HALF IS WRONG
2227 011212 104004 HLT+4 ;RIGHT HALF IS WRONG
2228
2229 011214 026767 177734 167556 CMP AN63+6,ANS4 ;CHECK RIGHT HALF
2230 011222 001401 BEQ .+4 ;RIGHT HALF IS WRONG
2231 011224 104004 HLT+4 ;RIGHT HALF IS WRONG
2232

```

```

:*****
:TEST 63 TEST OF DIVD FPU INSTRUCTION
:.33333333333333333333 / 0 = .33333333333333333333
: USING ACD FPC = 147600 FEC = 4
:*****

```

```

SCOPE
LDFPS #147600&57760
LDD N63,0 ;LOAD .33333333333333333333 INTO ACD
DIVD M63,0 ;DIVIDE .33333333333333333333 BY 0
STFPS FPS ;STORE FLOATING POINT STATUS
STST FEC ;STORE EXCEPTION CODES
CMP #147600,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 147600

CMP #4, FEC ;CHECK FLOATING EXCEPTION CODE
BEQ .+4 ;BRANCH IF OK
HLT ;FEC NOT EQUAL TO 4

STD 0,ANS1
BR 053

CMP AN63,ANS1 ;CHECK LEFT HALF
BEQ .+4 ;LEFT HALF IS WRONG
HLT+4 ;LEFT HALF IS WRONG

CMP AN63+2,ANS2 ;CHECK LEFT HALF
BEQ .+4 ;LEFT HALF IS WRONG
HLT+4 ;LEFT HALF IS WRONG

CMP AN63+4,ANS3 ;CHECK RIGHT HALF
BEQ .+4 ;RIGHT HALF IS WRONG
HLT+4 ;RIGHT HALF IS WRONG

CMP AN63+6,ANS4 ;CHECK RIGHT HALF
BEQ .+4 ;RIGHT HALF IS WRONG
HLT+4 ;RIGHT HALF IS WRONG

```

2233	011226	104400			DCNE:	SCOPE		
2234	011230	032737	002000	177570		BIT	#SW10,2#SWR	;RING THE BELL?
2235	011236	001005				BNE	1\$	;NO!
2236	011240	012767	000007	001242		MOV	#BELL,.TYPE	;TYPE A BELL
2237	011246	000004	012510			TYPE	..TYPE	
2238	011252	005046			1\$:	CLR	-(6)	;CLEAR TRACE TRAP
2239	011254	032737	010000	177570		BIT	#SW12,2#SWR	;RUN WITH TRT?
2240	011262	001010				BNE	2\$	
2241	011264	005167	001222			COM	TRPB	
2242	011270	100005				BPL	2\$	
2243	011272	052716	000020			BIS	#20,(6)	;SET TRACE TRAP
2244	011276	012746	001062			MOV	#BEGIN,-(6)	;JUMP TO START OF TEST
2245	011302	000412				BR	YESRT	
2246	011304	012746	001062		2\$:	MOV	#BEGIN,-(6)	;JUMP TO START OF TEST
2247	011310	013700	000042			MOV	2#42,R0	;GET MONITOR ADDRESS
2248	011314	001404				BEQ	3\$	;IF NONE
2249	011316	004710				JSR	7,(0)	;GO TO MONITOR
2250	011320	000240				NOP		
2251	011322	000240				NOP		
2252	011324	000240				NOP		
2253	011326	000002			3\$:	RTI		
2254	011330	000002			YESRT:	RTI		;RETURN TO PROGRAM FROM TRAP
2255								
2256	011332	032737	000400	177570	.EMT:	BIT	#SW08,2#SWR	;KILL LDUB OR LOOP ON SPEC. TEST
2257	011340	001404				BEQ	1\$	
2258	011342	123767	177570	167430		CMPB	2#SWR,ICNT	;ON RIGHT TEST? *SW7-0*
2259	011350	001437				BEQ	OVER	
2260	011352	113703	177570		1\$:	MOVB	2#SWR,R3	;GET UB BITS
2261	011356	170003				LDUB		
2262	011360	032737	040000	177570		BIT	#SW14,2#SWR	;LOOP ON TEST
2263	011366	001026				BNE	KIT	
2264	011370	032737	004000	177570		BIT	#SW11,2#SWR	;KILL ITERATIONS
2265	011376	001012				BNE	SAVLAD	
2266	011400	105767	167375			TSTB	ICNT+1	
2267	011404	001404				BEQ	2\$	;BRANCH IF FIRST
2268	011406	125767	001106	.67365		CMPB	TIMES,ICNT+1	;DONE?
2269	011414	001013				BNE	KIT	;BRANCH IF NOT
2270	011416	112767	000001	167355	2\$:	MOVB	#1,ICNT+1	;FIRST ITERATION
2271	011424	105267	167350		SAVLAD:	INCB	ICNT	;COUNT TEST NUMBERS
2272	011430	011667	001060			MOV	(6),LAD	;SAVE LOOP ADDRESS
2273	011434	016737	167340	177570		MOV	ICNT,2#DISPLAY	;DISPLAY TEST NO. AND ITERATION COUNT
2274	011442	000002				RTI		;RETURN
2275								
2276	011444	105267	167331		KIT:	INCB	ICNT+1	
2277	011450	016737	167324	177570	OVER:	MOV	ICNT,2#DISPLAY	;SET UP DISPLAY
2278	011456	005767	001032			TST	LAD	;FIRST ONE?
2279	011462	001760				BEQ	SAVLAD	
2280	011464	016716	001024			MOV	LAD,(6)	;FUDGE RETURN ADDRESS
2281	011470	000002				RTI		;FIXES PS

2282	011472	032737	002000	177570	.TRP:	BIT	#SW10, @#SWR	:BELL ON ERROR?
2283	011500	001405				BEQ	1\$	:NO - SKIP
2284	011502	012767	000007	001000		MOV	#BELL, .TYPE	:TYPE A BELL
2285	011510	000004	012510			TYPE	.TYPE	
2286	011514	004767	000496		1\$:	JSR	PC.ERROR	:COUNT THE NUMBER OF ERRORS
2287	011520	010446				MOV	R4, -(6)	
2288	011522	032737	020000	177570		BIT	#SW13, @#SWR	:SKIP TYPEOUT IF SET
2289	011530	001072				BNE	4\$	
2290	011532	000004	012456			TYPE	RETURN	
2291	011536	016646	000002			MOV	2(6), -(6)	:PUT ADDRESS OF INSTRUCTION ON STACK
2292	011542	152716	000002			SUB	#2, (6)	
2293	011546	011605				MOV	(6), TTY	:TYPE (6) IN OCTAL
2294	011550	004767	000212			JSR	%7, PRINTR	:TYPE LEADING ZERO'S
2295	011554	000004	012464			TYPE	SPACE+3	
2296	011560	010005				MOV	R0, TTY	:TYPE R0 IN OCTAL
2297	011562	004767	000200			JSR	%7, PRINTR	:TYPE LEADING ZERO'S
2298	011566	000004	012465			TYPE	SPACE+4	
2299	011572	012703	001002			MOV	#ANS1, R3	:ADDRESS OF DATA
2300	011576	113604				MOVB	2(6)+, R4	:AMOUNT OF DATA IN TABLE
2301	011600	001426				BEQ	3\$	
2302	011602	100016				BPL	2\$	:TYPE STACK?
2303	011604	016667	000006	167170		MOV	6(6), ANS1	
2304	011612	016667	000010	167164		MOV	10(6), ANS2	
2305	011620	016667	000012	167160		MOV	12(6), ANS3	
2306	011626	016667	000014	167154		MOV	14(6), ANS4	
2307	011634	042704	177600			BIC	#177600, R4	:CLEAR SIGN
2308	011640	000004	012465		2\$:	TYPE	SPACE+4	
2309	011644	012305				MOV	(3)+, TTY	:TYPE (3)+ IN OCTAL
2310	011646	004767	000114			JSR	%7, PRINTR	:TYPE LEADING ZERO'S
2311	011652	005304				DEC	R4	
2312	011654	001371				BNE	2\$	
2313	011656	005700			3\$:	TST	FPS	
2314	011660	100016				BPL	4\$	
2315	011662	000004	012461			TYPE	SPACE	
2316	011666	170367	167130			STST	FEC	
2317	011672	016705	167124			MOV	FEC, TTY	:TYPE FEC IN OCTAL
2318	011676	004767	000064			JSR	%7, PRINTR	:TYPE LEADING ZERO'S
2319	011702	000004	012464			TYPE	SPACE+3	
2320	011706	016705	167112			MOV	FEA, TTY	:TYPE FEA IN OCTAL
2321	011712	004767	000050			JSR	%7, PRINTR	:TYPE LEADING ZERO'S
2322	011716	012604			4\$:	MOV	(6)+, R4	
2323	011720	005737	177570			TST	@#SWR	:HALT ON ERROR
2324	011724	100001				BPL	+.4	:SKIP IF CONTINUE
2325	011726	000000				HALT		:HALT ON ERROR!
2326	011730	032737	001000	177570		BIT	#SW09, @#SWR	:CHECK FOR INHIBIT LOOP ON ERROR
2327	011736	001001				BNE	+.4	:SKIP IF LOOP ON ERROR
2328	011740	000002				RTI		
2329	011742	105067	167033			CLRB	ICNT+1	
2330	011746	032737	000400	177570		BIT	#SW08, @#SWR	:CHECK FOR LOAD MICROBREAK
2331	011754	001233				BNE	KIT	:BRANCH IF NOT
2332	011756	113703	177570			MOVB	@#SWR, R3	:PUT MICROBREAK ADDRESS IN R3
2333	011762	170003				LDUB		:LOAD MICROBREAK
2334	011764	000627				BR	KIT	:LOOP ON TEST UNTIL NO ERRORS



```

POWER DOWN AND UP ROUTINES
0002364 000306 POWDOWN: MOV #ILLUP, 2UP,VEC :SET FOR FAST UP
0002364 000302 #340, 2UP,VEC+2 :PRTIC:7
:GET THE FPS
:SAVE AC'S
:SAVE REGISTERS
:SAVE SP
:SET UP VECTOR
000204 POWUP: MOV SAVE6, SP :GET SP
:WAIT LOOP FOR THE TTY
:GET THE REGISTERS
:RESTORE THE AC'S
:RESTORE FPS
:SET UP THE POWER DOWN VECTOR
:ASCIZ (15)(12)"POWER"
:THE POWER UP SEQUENCE HAS STARTED
:BEFORE THE POWER DOWN HAS COMPLETED

```



NO.	TEST OF DIVE AND DIVD	MACY:1 27.732:	17-SEP-76 10:29	PAGE 57
2388	...	...	...	...
2389*	...	...	...	...
2390	...	...	...	...
2412*	...	...	...	...
2413	...	...	...	...
2414*	...	...	...	...
2415	...	...	...	...
2413*	...	...	...	...

MADY11 271321

TEST OF DIV AND DIVD CROSS REFERENCE TABLE -- USER SYMBOLS

11-SEP-76 11:11:00  
11-SEP-76 11:11:00

1393	1397	1393	1397	1393	1397	1393	1397
1434	1438	1434	1438	1434	1438	1434	1438
1516	1520	1516	1520	1516	1520	1516	1520
1599	1602	1599	1602	1599	1602	1599	1602
1639	1643	1639	1643	1639	1643	1639	1643
1680	1684	1680	1684	1680	1684	1680	1684
1721	1725	1721	1725	1721	1725	1721	1725
1762	1766	1762	1766	1762	1766	1762	1766
1803	1807	1803	1807	1803	1807	1803	1807
1844	1848	1844	1848	1844	1848	1844	1848
1885	1889	1885	1889	1885	1889	1885	1889
1925	1930	1925	1930	1925	1930	1925	1930
1967	1971	1967	1971	1967	1971	1967	1971
2008	2012	2008	2012	2008	2012	2008	2012
2049	2053	2049	2053	2049	2053	2049	2053
2090	2094	2090	2094	2090	2094	2090	2094
2133	2137	2133	2137	2133	2137	2133	2137
2175	2179	2175	2179	2175	2179	2175	2179
2217	2221	2217	2221	2217	2221	2217	2221
2258	2262	2258	2262	2258	2262	2258	2262
2337*	2338*	2337*	2338*	2337*	2338*	2337*	2338*
2352*	2353	2352*	2353	2352*	2353	2352*	2353
2367*		2367*		2367*		2367*	
2446		2446		2446		2446	
2487*		2487*		2487*		2487*	
2528*		2528*		2528*		2528*	
2569*		2569*		2569*		2569*	
2610*		2610*		2610*		2610*	
2651*		2651*		2651*		2651*	
2692*		2692*		2692*		2692*	
2733*		2733*		2733*		2733*	
2774*		2774*		2774*		2774*	
2815*		2815*		2815*		2815*	
2856*		2856*		2856*		2856*	
2897*		2897*		2897*		2897*	
2938*		2938*		2938*		2938*	
2979*		2979*		2979*		2979*	
3020*		3020*		3020*		3020*	
3061*		3061*		3061*		3061*	
3102*		3102*		3102*		3102*	
3143*		3143*		3143*		3143*	
3184*		3184*		3184*		3184*	
3225*		3225*		3225*		3225*	
3266*		3266*		3266*		3266*	
3307*		3307*		3307*		3307*	
3348*		3348*		3348*		3348*	
3389*		3389*		3389*		3389*	
3430*		3430*		3430*		3430*	
3471*		3471*		3471*		3471*	
3512*		3512*		3512*		3512*	
3553*		3553*		3553*		3553*	
3594*		3594*		3594*		3594*	
3635*		3635*		3635*		3635*	
3676*		3676*		3676*		3676*	
3717*		3717*		3717*		3717*	
3758*		3758*		3758*		3758*	
3799*		3799*		3799*		3799*	
3840*		3840*		3840*		3840*	
3881*		3881*		3881*		3881*	
3922*		3922*		3922*		3922*	
3963*		3963*		3963*		3963*	
4004*		4004*		4004*		4004*	
4045*		4045*		4045*		4045*	
4086*		4086*		4086*		4086*	
4127*		4127*		4127*		4127*	
4168*		4168*		4168*		4168*	
4209*		4209*		4209*		4209*	
4250*		4250*		4250*		4250*	
4291*		4291*		4291*		4291*	
4332*		4332*		4332*		4332*	
4373*		4373*		4373*		4373*	
4414*		4414*		4414*		4414*	
4455*		4455*		4455*		4455*	
4496*		4496*		4496*		4496*	
4537*		4537*		4537*		4537*	
4578*		4578*		4578*		4578*	
4619*		4619*		4619*		4619*	
4660*		4660*		4660*		4660*	
4701*		4701*		4701*		4701*	
4742*		4742*		4742*		4742*	
4783*		4783*		4783*		4783*	
4824*		4824*		4824*		4824*	
4865*		4865*		4865*		4865*	
4906*		4906*		4906*		4906*	
4947*		4947*		4947*		4947*	
4988*		4988*		4988*		4988*	
5029*		5029*		5029*		5029*	
5070*		5070*		5070*		5070*	
5111*		5111*		5111*		5111*	
5152*		5152*		5152*		5152*	
5193*		5193*		5193*		5193*	
5234*		5234*		5234*		5234*	
5275*		5275*		5275*		5275*	
5316*		5316*		5316*		5316*	
5357*		5357*		5357*		5357*	
5398*		5398*		5398*		5398*	
5439*		5439*		5439*		5439*	
5480*		5480*		5480*		5480*	
5521*		5521*		5521*		5521*	
5562*		5562*		5562*		5562*	
5603*		5603*		5603*		5603*	
5644*		5644*		5644*		5644*	
5685*		5685*		5685*		5685*	
5726*		5726*		5726*		5726*	
5767*		5767*		5767*		5767*	
5808*		5808*		5808*		5808*	
5849*		5849*		5849*		5849*	
5890*		5890*		5890*		5890*	
5931*		5931*		5931*		5931*	
5972*		5972*		5972*		5972*	
6013*		6013*		6013*		6013*	
6054*		6054*		6054*		6054*	
6095*		6095*		6095*		6095*	
6136*		6136*		6136*		6136*	
6177*		6177*		6177*		6177*	
6218*		6218*		6218*		6218*	
6259*		6259*		6259*		6259*	
6300*		6300*		6300*		6300*	
6341*		6341*		6341*		6341*	
6382*		6382*		6382*		6382*	
6423*		6423*		6423*		6423*	
6464*		6464*		6464*		6464*	
6505*		6505*		6505*		6505*	
6546*		6546*		6546*		6546*	
6587*		6587*		6587*		6587*	
6628*		6628*		6628*		6628*	
6669*		6669*		6669*		6669*	
6710*		6710*		6710*		6710*	
6751*		6751*		6751*		6751*	
6792*		6792*		6792*		6792*	
6833*		6833*		6833*		6833*	
6874*		6874*		6874*		6874*	
6915*		6915*		6915*		6915*	
6956*		6956*		6956*		6956*	
6997*		6997*		6997*		6997*	
7038*		7038*		7038*		7038*	
7079*		7079*		7079*		7079*	
7120*		7120*		7120*		7120*	
7161*		7161*		7161*		7161*	
7202*		7202*		7202*		7202*	
7243*		7243*		7243*		7243*	
7284*		7284*		7284*		7284*	
7325*		7325*		7325*		7325*	
7366*		7366*		7366*		7366*	
7407*		7407*		7407*		7407*	
7448*		7448*		7448*		7448*	
7489*		7489*		7489*		7489*	
7530*		7530*		7530*		7530*	
7571*		7571*		7571*		7571*	
7612*		7612*		7612*		7612*	
7653*		7653*		7653*		7653*	
7694*		7694*		7694*		7694*	
7735*		7735*		7735*		7735*	
7776*		7776*		7776*		7776*	
7817*		7817*		7817*		7817*	
7858*		7858*		7858*		7858*	
7899*		7899*		7899*		7899*	
7940*		7940*		7940*		7940*	
7981*		7981*		7981*		7981*	
8022*		8022*		8022*		8022*	
8063*		8063*		8063*		8063*	
8104*		8104*		8104*		8104*	
8145*		8145*		8145*		8145*	
8186*		8186*		8186*		8186*	
8227*		8227*		8227*		8227*	
8268*		8268*		8268*		8268*	
8309*		8309*		8309*		8309*	
8350*		8350*		8350*		8350*	
8391*		8391*		8391*		8391*	
8432*		8432*		8432*		8432*	
8473*		8473*		8473*		8473*	
8514*		8514*		8514*		8514*	
8555*		8555*		8555*		8555*	
8596*		8596*		8596*		8596*	
8637*		8637*		8637*		8637*	
8678*		8678*		8678*		8678*	
8719*		8719*		8719*		8719*	
8760*		8760*		8760*		8760*	
8801*		8801*		8801*		8801*	
8842*		8842*		8842*		8842*	
8883*		8883*		8883*		8883*	
8924*		8924*		8924*		8924*	
8965*		8965*		8965*		8965*	
9006*		9006*		9006*		9006*	
9047*		9047*		9047*		9047*	
9088*		9088*		9088*		9088*	
9129*		9129*		9129*		9129*	
9170*		9170*		9170*		9170*	
9211*		9211*		9211*		9211*	
9252*		9252*		9252*		9252*	
9293*		9293*		9293*		9293*	
9334*		9334*		9334*		9334*	
9375*		9375*		9375*		9375*	
9416*		9416*		9416*		9416*	
9457*		9457*		9457*		9457*	
9498*		9498*		9498*		9498*	
9539*		9539*		9539*		9539*	
9580*		9580*		9580*		9580*	
9621*		9621*		9621*		9621*	
9662*		9662*		9662*		9662*	
9703*		9703*		9703*		9703*	
9744*		9744*		9744*		9744*	
9785*		9785*		9785*		9785*	
9826*		9826*		9826*		9826*	
9867*		9867*		9867*			







OSI	010170	1991	2000*																			
OS7	010326	2032	2041*																			
OS6	001734	604	609*																			
OS60	010464	2073	2082*																			
OS61	010526	2115	2125*																			
OS62	011002	2162	2171*																			
OS63	011156	2209	2217*																			
OS64	002032	630	634*																			
OS65	=:000007	389*	2286*	2364*	2377*	2378*																
PODOWN	012170	447	2379*	2421																		
POWUP	012260	2298	2401*																			
PRINTR	011766	2294	2297	2310	2318	2321	2335*															
PRINTS	011775	2293*																				
PRINTURN	= 177775	2290	2446*																			
PRINTURN	=:000000	381*	450*	2247*	2296	2374*	2391	2410*														
PRINTURN	=:000001	382*	2392	2402*	2403*	2409*																
PRINTURN	=:000002	383*	2393	2408*																		
PRINTURN	=:000003	384*	2260*	2299*	2332*	2394	2407*															
PRINTURN	=:000004	385*	2287	2300*	2307*	2311*	2322*	2339	2340*	2358	2363*	2395	2406*									
PRINTURN	=:000005	386*	2396	2405*																		
SAVE6	012470	2297*	2401	2450*																		
SAVEAD	011424	2265	2271*	2279																		
SCOPE	= 104400	376*	454	490	516	542	568	594	620	646	672	698	724	750								
		776	802	828	854	880	906	932	958	984	1010	1036	1079	1105								
		1161	1202	1243	1284	1325	1366	1407	1448	1489	1530	1571	1612	1653								
		1694	1735	1776	1817	1858	1899	1940	1981	2022	2063	2104	2145	2186								
		2233																				
SP	=:000006	388*	435*	445*	2397	2401*																
SFACE	012461	2295	2298	2308	2315	2319	2447*															
SYAD	= 170005	405*																				
SYAD	= 170007	406*																				
SYAD	= 177570	374*	375	2234	2239	2256	2258	2260	2262	2264	2282	2288	2290	2293	2296							
		2330	2332																			
SW08	= 000400	403*	2356	2330																		
SW08	= 001000	402*	2326																			
SW10	= 002000	401*	2234	2282																		
SW11	= 004000	400*	2264																			
SW12	= 010000	399*	2239																			
SW13	= 020000	398*	2288																			
SW14	= 040000	397*	2262																			
SW15	= 100000	396*																				
TAMES	012520	2268	2459*																			
TRPB	012512	2241*	2456*																			
TTY	=:000005	387*	2293*	2296*	2309*	2317*	2320*	2344*	2346*	2348*	2428	2429*	2430	2432								
		2440*	2441*	2442	2443*																	
TYPE	= 000004	378*	2237	2285	2290	2295	2298	2308	2315	2319	2352	2423										
UPVEC	012504	2379*	2380*	2398*	2454*																	
YESR4	011330	439*	446	2245	2254*																	
	= 012522	410*	411	412*	416*	421*	470	479	482	496	505	508	509	510	511	512	513	514	515	516	517	
		534	548	557	560	574	583	596	600	609	612	626	627	628	629	630	631	632	633	634	635	
		652	661	664	678	687	690	704	713	716	730	739	740	741	742	743	744	745	746	747	748	
		765	768	782	791	794	808	817	820	834	843	846	847	848	849	850	851	852	853	854	855	
		872	886	895	898	912	921	924	938	947	950	964	965	966	967	968	969	970	971	972	973	
		990	999	1002	1016	1025	1028	1044	1059	1062	1066	1070	1071	1072	1073	1074	1075	1076	1077	1078	1079	
		1103	1107	1111	1126	1140	1144	1148	1152	1167	1181	1195	1196	1197	1198	1199	1200	1201	1202	1203	1204	

1200	1222	1226	1230	1234	1249	1253	1267	1271	1275	1283	1317	1347
1300	1316	1331	1345	1349	1353	1357	1372	1386	1400	1404	1418	1432
1400	1411	1435	1436	1454	1468	1472	1476	1480	1494	1508	1522	1536
1500	1523	1550	1555	1558	1562	1577	1591	1595	1609	1623	1637	1651
1600	1640	1644	1659	1673	1677	1681	1695	1700	1714	1728	1742	1756
1700	1755	1769	1782	1787	1792	1796	1810	1824	1838	1852	1866	1880
1800	1881	1884	1888	1892	1896	1910	1924	1938	1952	1966	1980	1994
1900	1995	1998	1999	2000	2005	2010	2024	2038	2052	2066	2080	2094
2000	2095	2098	2100	2105	2110	2115	2129	2143	2157	2171	2185	2199
2100	2195	2198	2200	2205	2210	2215	2229	2243	2257	2271	2285	2299
2200	2295	2298	2300	2305	2310	2315	2329	2343	2357	2371	2385	2399
2300	2395	2398	2400	2405	2410	2415	2429	2443	2457	2471	2485	2499

\* 1300  
 \* 1316  
 \* 1331  
 \* 1345  
 \* 1349  
 \* 1353  
 \* 1357  
 \* 1372  
 \* 1386  
 \* 1400  
 \* 1404  
 \* 1418  
 \* 1432  
 \* 1436  
 \* 1454  
 \* 1468  
 \* 1472  
 \* 1476  
 \* 1480  
 \* 1494  
 \* 1508  
 \* 1522  
 \* 1536  
 \* 1550  
 \* 1555  
 \* 1558  
 \* 1562  
 \* 1577  
 \* 1591  
 \* 1595  
 \* 1609  
 \* 1623  
 \* 1637  
 \* 1651  
 \* 1673  
 \* 1677  
 \* 1681  
 \* 1695  
 \* 1700  
 \* 1714  
 \* 1728  
 \* 1742  
 \* 1756  
 \* 1782  
 \* 1787  
 \* 1792  
 \* 1796  
 \* 1810  
 \* 1824  
 \* 1838  
 \* 1852  
 \* 1866  
 \* 1880  
 \* 1892  
 \* 1896  
 \* 1910  
 \* 1924  
 \* 1938  
 \* 1952  
 \* 1966  
 \* 1980  
 \* 1994  
 \* 2005  
 \* 2010  
 \* 2015  
 \* 2029  
 \* 2043  
 \* 2057  
 \* 2071  
 \* 2085  
 \* 2099  
 \* 2110  
 \* 2115  
 \* 2129  
 \* 2143  
 \* 2157  
 \* 2171  
 \* 2185  
 \* 2199  
 \* 2210  
 \* 2215  
 \* 2229  
 \* 2243  
 \* 2257  
 \* 2271  
 \* 2285  
 \* 2299  
 \* 2310  
 \* 2315  
 \* 2329  
 \* 2343  
 \* 2357  
 \* 2371  
 \* 2385  
 \* 2399  
 \* 2410  
 \* 2415  
 \* 2429  
 \* 2443  
 \* 2457  
 \* 2471  
 \* 2485  
 \* 2499

DUMP	371*	2293	2296	2309	2317	2320								
PRINT	371*	2423												
SDUMP	371*													
STATUS	371*	469	494	520	546	572	598	624	650	676	702	728	754	780
	371*	859	884	910	936	962	989	1014	1042	1068	1124	1155	1206	1247
	371*	1370	1411	1437	1493	1534	1575	1616	1657	1698	1759	1790	1821	1862
	371*	1985	2026	2067	2110	2151	2197							
TYPEN	371*	2236	2284											
SDIVD	459*	1032	1073	1114	1155	1196	1237	1279	1319	1360	1401	1442	1483	1524
	459*	1647	1688	1729	1770	1811	1852	1893	1934	1975	2016	2057	2141	2187
SDIVDR	459*	2096												
SDIVF	459*	495	511	537	563	589	615	641	667	693	719	745	771	797
	459*	875	901	927	953	979	1005							923



JMP	414														
JSR	2249	2286	2294	2297	2310	2318	2321	2377							
LDC	1040	1081	1122	1163	1204	1245	1286	1327	1368	1409	1450	1491	1532	1573	1614
	1655	1696	1737	1778	1819	1860	1901	1942	1983	2024	2065	2106	2108	2149	2195
	2387	2389	2412	2414	2416	2417	2418	2419							
LDF	456	492	518	544	570	596	622	648	674	700	726	752	778	804	830
	856	882	908	934	960	986	1012								
LDFPS	465	491	517	543	569	595	621	647	673	699	725	751	777	803	829
	855	881	907	933	959	985	1011	1039	1080	1121	1162	1203	1244	1285	1326
	1367	1408	1449	1490	1531	1572	1613	1654	1695	1736	1777	1818	1859	1900	1941
	1982	2023	2064	2105	2148	2194	2420								
LDLB	2251	2333													
MOV	435	436	438	441	444	445	446	447	448	449	450	451	452	453	454
	455	456	2236	2244	2246	2247	2272	2273	2277	2290	2294	2297	2291	2293	2296
	2299	2303	2304	2305	2306	2309	2317	2320	2322	2339	2340	2363	2374	2379	2380
	2391	2392	2393	2394	2395	2396	2397	2398	2401	2405	2406	2407	2408	2409	2410
	2421	2422	2428	2429	2435	2442	2443								
MOV8	2260	2270	2300	2332	2335	2338	2360	2432							
NOP	2250	2251	2252												
RCL	2344	2346	2348												
RCLB	2345	2347	2349												
RTI	420	2253	2254	2274	2281	2328	2424	2444							
RTS	2364	2378													
SETD	2382	2411													
STD	1047	1088	1129	1170	1211	1252	1293	1334	1375	1416	1457	1498	1539	1580	1621
	1662	1703	1744	1785	1826	1867	1908	1949	1990	2031	2072	2107	2115	2151	2207
	2383	2384	2385	2386	2388	2390	2413	2415							
STF	473	499	525	551	577	603	629	655	681	707	733	759	785	811	837
	863	889	915	941	967	993	1019								
STFPS	417	468	494	520	546	572	598	624	650	676	702	728	754	780	806
	832	858	884	910	936	962	988	1014	1042	1083	1124	1165	1206	1247	1288
	1329	1370	1411	1452	1493	1534	1575	1616	1657	1698	1739	1780	1821	1862	1903
	1944	1985	2026	2067	2110	2151	2197	2381							
STST	418	2152	2198	2316											
SUB	2292														
TRAP	376														
TST	437	2278	2313	2323											
TSTB	2256	2350	2353	2430	2433										
.ASCIZ	2424	2446	2447												
.BLKW	2366														
.ENABL	371														
.ENC	2460														
.ENDC	469	473	495	499	521	525	547	551	573	577	599	603	625	629	651
	655	677	681	703	707	729	733	755	759	781	785	807	811	833	837
	859	863	885	889	911	915	937	941	963	967	989	993	1015	1019	1043
	1047	1084	1088	1125	1129	1166	1170	1207	1211	1248	1252	1289	1293	1330	1334
	1371	1375	1412	1416	1453	1457	1494	1498	1535	1539	1576	1580	1617	1621	1658
	1662	1699	1703	1740	1744	1781	1785	1822	1826	1863	1867	1904	1908	1945	1949
	1986	1990	2027	2031	2068	2072	2111	2115	2153	2151	2199	2207			
.EVEN	2424	2449													
.FLT2	475	476	477	501	502	503	527	528	529	553	554	555	579	580	581
	605	606	607	631	632	633	657	658	659	683	684	685	709	710	711
	735	736	737	761	762	763	787	788	789	813	814	815	839	840	841
	865	866	867	891	892	893	917	918	919	943	944	945	969	970	971
	995	996	997	1021	1022	1023									
.FLT4	1050	1052	1054	1091	1093	1095	1132	1134	1136	1173	1175	1177	1214	1216	1218



