

TR79-F

DRS TR79F UTIL TIM
CZTRBDO

AH-9433D-MC
FICHE 1 OF 1

APR 1982
COPYRIGHT © 76-82
MADE IN USA



.REM

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

IDENTIFICATION

PRODUCT CODE: AC-9431D-MC
PRODUCT NAME: CZTRBD0 TR79 UTILITY PROGRAMS
PRODUCT DATE: FEBURARY 1982
MAINTAINER: MERRIMACK DIAGNOSTIC ENGINEERING

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS COMMITMENT BY DIGITAL EQUIPTMENT CORPORATION. DIGITAL EQUIPTMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED UNDER A LICENSE AND MAY ONLY BE USED OR COPIED IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE.

DIGITAL EQUIPTMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPTMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1976,1982
DIGITAL EQUIPTMENT CORPORATION, MAYNARD MASS.

CZTRBD.P11

18-NOV-81 09:16

.REM

41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92

TR79 UTILITY PROGRAM

TABLE OF CONTENTS

| SECTION | SUBJECT |
|---------|--------------------|
| 1. | ABSTRACT |
| 2. | REQUIREMENTS |
| 3. | LOADING PROCEDURE |
| 4. | STARTING PROCEDURE |
| 5. | RESTRICTIONS |
| 6. | CONSOLE SETTINGS |
| 7. | OPERATION |
| 8. | LISTING |

 1. ABSTRACT

THIS PROGRAM IS IN TWO PARTS, AND IS INTENDED TO PROVIDE THE USER WITH A TOOL FOR TROUBLE-SHOOTING THE TR79 MAGTAPE SUBSYSTEM ON A PDP-11 COMPUTER SYSTEM. THE FIRST PART OF THE PROGRAM ALLOWS THE USER TO GIVE THE MAGTAPE, COMMANDS, TO SIMULATE USER ROUTINES BY MERELY INSERTING THESE COMMANDS IN THE CORE LOCATIONS PROVIDED. THE USER MAY EXECUTE ONE OR SEVERAL INSTRUCTIONS IN ANY LEGAL SEQUENCE. WHILE THE CODE FOR THE DRIVER IS SIMPLE AND USES NO INTERRUPTS, DUE TO THE DESIGN OF THE HARDWARE CERTAIN ERROR CONDITIONS MUST BE IDENTIFIED IN ORDER TO PREVENT MISINTERPRITATION OF THE DESIRED RESULTS.

PART TWO OF THE PROGRAM CONSIST OF SELF CONTAINED ROUTINES TO PERMIT THE USER TO SET UP AND CHECK THE DELAYS CONTAINED WITHIN THE TR79 CONTROLLER, BY USING THE SWITCH REGISTER TO SELECT THE APPROPRIATE ROUTINE.

Z

CZTRBD.P11

18-NOV-81 09:16

.REM

93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143

2. REQUIREMENTS

2.1 HARDWARE

- A. PDP-11 PROCESSOR
- B. TR79 MAGTAPE TRANSPORT (HP-7970E DRIVE)
- C. TR79F MAGTAPE CONTROLLER

2.2 STORAGE

THIS PROGRAM REQUIRES A MINIMUM OF 4K OF CORE

3. LOADING

USE STANDARD BINARY LOADING PROCEDURE

4.0 STARTING PROCEDURE

THERE ARE TWO STARTING ADDRESSES THAT MAY BE USED

- 4.1 200 (8): LA 200 SR=0 A START AT THIS ADDRESS WILL RESULT IN A PROGRAMMED DEFAULT OPERATION OF A WRITE FORWARD WITH A WORD COUNT OF -20 AND A DATA PATTERN OF ALL 1'S. TO MODIFY THESE PARAMETERS SEE SECTION 7.1 PROGRAM OPERATION
NOTE: ALSO SEE SECTION 5.0 PROGRAM RESTRICTIONS, THE DEFAULT OF WRITE WILL NOT WORK IF TAPE IS AT B.O.T..

- 4.2 204 (8) LA 204 SR=0 A START AT THIS ADDRESS WILL EXECUTE THE SPECIALLY DESIGNED SETUP ROUTINES TO ALLOW THE USER TO SETUP OR VERIFY THE DELAYS WITHIN THE TR79 CONTROLLER.
NOTE: ALWAYS USE SCRATCH TAPES WHEN TAPE MOTION IS INDICATED.

CZTRBD.P11 * 18-NOV-81 09:16

.REM

144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195

5.0 RESTRICTIONS

- 5.1 A. A PSEUDO-OP OF A 20(8) HAS BEEN PROVIDED TO ALLOW THE USER TO POWER CLEAR BETWEEN OPERATIONS IF DESIRED, HOWEVER THE PROGRAM CAN RECOVER FROM ERRORS. THIS IS A POWER CLEAR AND TAKES 900 MILI-SECONDS TO COMPLETE. ANY ATTEMPTS TO ISSUE INSTRUCTIONS TO THE CONTROLLER WHILE A POWER CLEAR IS IN PROGRESS WILL RESULT IN ILLEGAL COMMAND BIT SETTING WHICH WILL INHIBIT ANY FURTHER INSTRUCTIONS FROM BEING EXECUTED. A POWER CLEAR IS ALSO GENERATED FROM A BUS INIT WHICH OCCURS FROM A RESET INSTRUCTION. THE DRIVER USES NO RESETS. (USE CAUTION IF YOU MODIFY THE DRIVER PACKAGE.)
- B. THE TR79 CONTROLLER CHECKS FOR CERTAIN ILLEGAL FUNCTIONS DUE TO TAPE POSITION OR STATUS, THE DRIVER PACKAGE WILL CHECK THESE CONDITIONS AND HALT AT APPROPRIATE LOCATIONS WITH MEANINGFULL DATA DISPLAYED (SEE SECTION 7.2 ERROR CHECKS).
THE LISTED CONDITIONS WILL PRODUCE ILLEGAL COMMAND ERRORS:
1. ATTEMPT TO WRITE DATA FROM LOAD POINT WITHOUT AN I.D.B.
 2. ATTEMPT TO WRITE A TAPE MARK FROM LOAD POINT
 3. ATTEMPT TO MOVE TAPE IN REVERSE FROM LOAD POINT
 4. ATTEMPT TO WRITE AN I.D.B. AT OTHER THAN LOAD POINT
 5. ATTEMPT TO WRITE DATA WITH THE WRITE RING REMOVED
 6. ISSUE A COMMAND WHILE THE MAGTAPE IS NOT READY
 7. ISSUE A COMMAND WHILE THE CONTROLLER IS NOT READY
 8. ISSUE A COMMAND WITH INHIBIT BIT SET
 9. ILLEGAL FUNCTION CODES 00,03,05,06,11,12,14
- C. THE PROGRAM DOES NO DATA CHECKS ON READ OR WRITE DATA TRANSFERRED. IT IS THE RESPONSIBILITY OF THE OPERATOR TO MANUALLY EXAMINE THE BUFFER LOCATIONS TO DETERMINE IF THERE HAVE BEEN ANY PICKED OR DROPPED BITS IF DESIRED.
- D. NOTE: HARDWARE OPERATION OF THE TR-79 SPECIFIES THAT EACH CORE WORD LOCATION CONTAIN ONE BYTE (BITS 0-7) OF DATA AND PARITY (BIT 8). THEREFORE WHEN CALCULATING THE WORD COUNT FOR A TRANSFER THE ACTUAL NUMBER OF CORE BYTE LOCATIONS ACCESSED IS EQUAL TO 2X THE NUMBER LOADED IN THE WORD COUNT REGISTER. ALSO NOTE THAT THE CONTROLLER DOES NOT APPEND PARITY TO THE BYTE BEFORE DOING A WRITE OPERATION. PARITY MUST BE CORRECT IN CORE OTHERWISE ERRORS WILL OCCUR ON THE TRANSFER (ODD PARITY) IS ALWAYS USED.

2

.REM

6.0 CONSOLE SWITCH SETTINGS

SW 15 = 1 STOP AFTER EACH OPERATION (ONLY WITH START 200)
0 PROCEED

SW 14 = 1 STOP AT THE END OF EACH PROGRAM PASS (ONLY WITH START 200)
0 PROCEED

SW 7 = 1 ENABLE FOR DELAY ROUTINES (EXECUTE ROUTINE ONLY WITH START 204)
0 ALLOW SELECTION OF DELAY ROUTINES WITH SW 0-3

SW 0 THU 3 = DELAY ROUTINE TO BE EXECUTED (ONLY WITH START 204)

6.1 DELAY SETUP TABLE

| SWITCH SETING | DELAY NAME | MOBLOC TYPE | LOCATION | PRINT PAGE | INPUT PIN | OUTPUT PIN | TIME |
|---------------|------------|-------------|----------|------------|-----------|------------|----------------|
| 00 | NO-OP | | | | | | |
| 01 | P CLR | M-302 | C-06 | T02-2 | H2 | F2 | 20 MILI SEC. |
| 02 | P CLR OFF | M-306 | D-09 | T04-1 | H2 | T2 | 900 MILI SEC. |
| 03 | ERROR CLK | M-302 | C-10 | T04-2 | H2 | F2 | 200 NANO SEC. |
| 04 | WRITE ENAB | M-302 | C-10 | T09-3 | M2 | T2 | 40 MICRO SEC. |
| 05 | BUFF CONT | M-304 | B-18 | T11-1 | E1 | J1 | 1 MICRO SEC. |
| 06 | END WR DAT | M-302 | A-16 | T11-1 | M2 | T2 | 18 MICRO SEC. |
| 07 | 1ST WD REQ | M-302 | A-22 | T11-2 | H2 | F2 | 100 MICRO SEC. |
| 10 | ERASE | M-304 | B-18 | T09-3 | S1 | M1 | 1 MICRO SEC. |
| 11 | WRITE IDB | M-302 | A-16 | T09-1 | H2 | F2 | 17 MILI SEC. |
| 12 | IDB TIMING | M-302 | D-13 | T09-1 | H2 | F2 | 75 MILI SEC. |
| 13 | ABORT | M-306 | A-25 | T09-3 | H2 | T2 | 1.5 SEC. |
| 14 | BUSY DELAY | M-304 | B-18 | T05-1 | R1 | P1 | 100 NANO SEC. |
| 15 | GO BIT DEL | M-304 | B-18 | T06-1 | D1 | H1 | 1 MICRO SEC. |
| 16 | M.S.D. | M-302 | A-22 | T09-2 | M2 | T2 | 900 MILI SEC. |
| 17 | NO-OP | | | | | | |

%

196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249

CZTRBD.P11

18-NOV-81 09:16

.REM

 * DELAY CONDITION NOTES *

6.2 DELAY \$\$=FIXED DELAYS

| | | | |
|-----|--|----|---|
| 250 | | | |
| 251 | | | |
| 252 | | | |
| 253 | | | |
| 254 | | | |
| 255 | | | |
| 256 | | | |
| 257 | | | |
| 258 | | 00 | NO OPERATION PERFORMED WAITING SWITCH SELECTION AND ENABLE |
| 259 | | 01 | POWER CLEAR PERFORMED NO TAPE MOTION DELAY PULSE IS POSITIVE GOING |
| 260 | | 02 | POWER CLEAR PERFORMED NO TAPE MOTION DELAY PULSE IS POSITIVE GOING |
| 261 | | 03 | NO TAPE MOTION, PROGRAM FORCES AN ERROR WITH THE BGL BIT IN THE TR STATUS REGISTER (BIT 11) DELAY PULSE IS POSITIVE GOING |
| 262 | | 04 | TAPE MOTION, PROGRAM DOES A SHORT ERASE WHILE MOVING TAPE TAPE MOTION IS NOT READILY NOTICIBLE WHILE EXECUTING THIS ROUTINE DELAY PULSE IS POSITIVE GOING |
| 263 | | | |
| 264 | | | |
| 265 | | | |
| 266 | | | |
| 267 | | | |
| 268 | | | |
| 269 | | | |
| 270 | | | |
| 271 | | 05 | TAPE MOTION, PROGRAM DOES A 10 BYTE WRITE, PROGRAM CHECKS FOR LOAD POINT AND WILL WRITE AN I.D.B. BEFORE ENTERING THE DELAY LOOP. DELAY PULSE IS POSITIVE GOING |
| 272 | | | |
| 273 | | | |
| 274 | | | |
| 275 | | 06 | SAME CONDITIONS AS 05 DELAY PULSE IS POSITIVE GOING |
| 276 | | 07 | SAME CONDITIONS AS 05 DELAY PULSE IS POSITIVE GOING |
| 277 | | | |
| 278 | | | |
| 279 | | 10 | TAPE MOTION, PROGRAM WILL CHECK FOR LOAD POINT THEN DO A MAXIMUM ERASE TO MAKE THE OPERATION CONTINIOUS THE PROGRAM WILL CLEAR THE ERASE COUNT BEFORE THE OPERATION IS DONE. DELAY PULSE IS NEGATIVE GOING |
| 280 | | | |
| 281 | | | |
| 282 | | | |
| 283 | | | |
| 284 | | 11 | TAPE MOTION, PROGRAM WILL CONTINUOUSLY WRITE THE I.D.B. DELAY PULSE IS POSITIVE GOING |
| 285 | | | |
| 286 | | | |
| 287 | | 12 | SAME CONDITIONS AS DELAY 11. DELAY PULSE IS POSITIVE GOING |
| 288 | | | |
| 289 | | 13 | PROGRAM WILL REWIND TAPE TO L.P. AND FORCE AN ERROR BY DOING A WRITE DATA. DELAY PULSE IS POSITIVE GOING. |
| 290 | | | |
| 291 | | | |
| 292 | | 14 | TAPE WILL MOVE TO L.P. , AND DO A MAXIMUM ERASE. WHILE THIS IS HAPPENING PROGRAM WILL LOAD THE COMMAND REGISTER TO PRODUCE A LD CTRL PULSE. DELAY PULSE IS POSITIVE GOING |
| 293 | | | |
| 294 | | | |
| 295 | | | |
| 296 | | 15 | SAME CONDITIONS AS DELAY 04. DELAY PULSE IS NEGATIVE GOING |
| 297 | | | |
| 298 | | 16 | PROGRAM WILL MOVE TAPE TO E.O.T. AND ATTEMPT TO DO A FAST FORWARD TO PRODUCE THE MOTION STOP DELAY. DELAY IS POSITIVE. NOTE: AFTER COMPLETION OF THIS ROUTINE A MANUAL REWIND SHOULD BE PERFORMED. |
| 299 | | | |
| 300 | | | |
| 301 | | | |
| 302 | | | |
| 303 | | 17 | THIS IS A NO OPERATION SAME AS 00 |
| 304 | | | |

CZTRBD.P11

18-NOV-81 09:16

305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343

7.0 OPERATION

THE PROGRAM IS QUITE SIMPLE HOWEVER IT DOES REQUIRE KNOWLEGE OF THE OF THE TR-79 MAGTAPE SYSTEM AND AN UNDERSTANDING OF THE PROGRAM FUNCTIONS AND RESTRICTIONS. THE CODE HAS BEEN ASSEMBLED IN IMMEDIATE AND ABSOLUTE MODES USING PC ADRESSING. IT IS RECOMMENDED THAT THE USER READ AND UNDERSTAND THE RESTRICTIONS AND OPERATIONS SECTIONS.

THE DRIVER PROGRAM (LOAD ADRESS 200, START SWITCHES =0) CAN BE MADEB TO EXECUTE ANY LEGAL SEQUENCE OF OPERATIONS (SEE SECTION 7.3) BY INSERTING THE COMMANDS IN THE OPERATIONS TABLE, (CORE LOCATIONS 722 THRU 766). EACH COMMAND SHOULD OCCUPY ONE CORE LOCATION BITS 0-4 ONLY. THE TOTAL NUMBER OF COMMANDS TO BE EXECUTED SHOULD THEN BE ENTERED IN LOCATION 720. THE PROGRAM PARAMETERS MAY BE ALTERED BY CHANGING THE APPROPRIATE CORE LOCATIONS (SEE SECTION 7.1). PROGRAM DEFAULT IS A SINGLE WRITE COMMAND OF 20 WORDS OF ALL 1'S FROM LOCATION 2700 WITH MINIMUM DELAY BETWEEN OPERATIONS. THIS DEFAULT WILL NOT WORK IF THE TAPE IS POSITIONED AT LOAD POINT.

THE DELAY PROGRAM (LOAD 204, START SWITCHES=0) WILL EXECUTE THE DELAY SET-UP ROUTINES TO ALLOW SET-UP OF ALL THE DELAYS IN THE TR-79 CONTROLLER THE PROGRAM HAS AN ACTIVE SWITCH REGISTER AFTER STARTING. BY SELECTING THE DESIRED DELAY ROUTINE IN SWITCH REGISTER 0 THRU 3, AND THEN SETTING BIT 7 =1 THE ROUTINE WILL BEGIN EXECUTION. TO CHANGE THE DELAY ROUTINE SET BIT 7=0, WAIT A FEW SECONDS FOR COMPLETION OF THE ROUTINE, THEN ENTER THE NEW ROUTINE NUMBER IN BITS 0-3 AND SET BIT 7=1. THE DELAY PROGRAM CONTAINS NO ERROR HALTS, HOWEVER IF ERRORS ARE DETECTED THE PROGRAM WILL INFORM THE USER BY OUTPUTTING A BELL CODE TO THE CONSOLE TERMINAL. THE PROGRAM WILL THEN DO A CONTROL RESET AND CONTINUE.

NOTE: THE PROGRAM BUILDS THE CORE DATA BUFFERS EACH TIME THE PROGRAM IS STARTED. THE PROGRAM DEFAULT IS LOCATION 2700 HOWEVER THIS MAY BE CHANGED BY MODIFYING LOCATION 242 IN THE CORE BUILD ROUTINE TO PUT THE BUFFERS ANYPLACE IN THE LOWER 28K. THIS PROGRAM DOES NOT PROGRAM THE KT AND DOES NOT RELOCATE ABOVE THE LOWER 28K OF MEMORY.

CZTRBD.P11

18-NOV-81 09:16

344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397

7.1 PROGRAM PARAMETER LIST AND CORE ADDRESSES

| PARAMETER | LOCATION | DESCRIPTION |
|--------------------------|--------------------|--|
| EXTENDED CORE ADDRESS | 700 | BITS 12 AND 13 OF THIS LOCATION REPRESENT XBA 16 AND XBA 17 OF THE TR CONTROL REGISTER. THESE BITS ALLOW RELOCATION OF THE DATA BUFFER. |
| UNIT SELECT | 702 | BITS 8+9 IN THIS LOCATION REPRESENT THE UNIT NUMBERS OF THE TAPE DRIVES. A MAXIMUM OF 4 DRIVES PER CONTROLLER DEFAULT IS UNIT 0. |
| WORD COUNT | 704 | THIS IS THE 2'S COMPLIMENT OF THE NUMBER OF WORDS TRANSFERRED. SINCE EACH BYTE OCCUPIES A WORD LOCATION THE NUMBER OF CORE LOCATIONS USED IS 2X THE WORD COUNT. PROGRAM DEFAULT IS -20 WORDS. |
| READ ADDRESS | 706 | CONTAINS ADDRESS OF THE READ BUFFER. PROGRAM DEFAULT IS LOCATION 6700. |
| WRITE ADDRESS | 710 | CONTAINS ADDRESS OF THE WRITE BUFFER. THE PROGRAM CONTAINS 4 WRITE PATTERNS CONTIGIOUS IN CORE. LOCATION 2700 = ALL 1'S PATTERN LOCATION 3700 = ALTERNATE 1 AND 0 BYTES LOCATION 4700 = ALTERNATE 1 AND 0 BITS LOCATION 5700 = SLIDING 1 BIT PATTERN PROGRAM DEFAULT IS LOCATION 2700 |
| ERASE COUNT | 712 | CONTAINS A 2'S COMPLIMENT NUMBER PROPORTIONAL TO THE AMOUNT OF TAPE TO BE ERASED. THIS NUMBER IS LOADED INTO THE WORD COUNT REGISTER PRIOR TO AN ERASE COMMAND BIENG PERFORMED. PROGRAM DEFAULT IS 77777. EACH INCREMENT CAUSES .02 INCHES OF TAPE TO BE ERASED. |
| OPERATION DELAY | 714 | CONTAINS A NUMBER USED IN A TIMER BETWEEN OPERATIONS DEFAULT =000001 MINIMUM DELAY |
| OPERATION DELAY MULT. | 716 | THIS IS USED IN CONJUNCTION WITH LOC. 714 AS A MULTIPLIER IN THE DELAY TIMER. DEFAULT IS 000004 MINIMUM DELAY. INCREASING THIS NUMBER WILL ALLOW MORE TIME BETWEEN OPERATIONS. |
| OPERATIONS NUMBER | 720 | THIS LOCATION CONTAINS THE NUMBER OF OPERATIONS TO BE PERFORMED IN THE OP TABLE. DEFAULT = 1. |
| OPERATIONS TABLE | 722 THRU 766 | THIS IS THE BEGINNING OF THE OPERATIONS TABLE. ALL OPERATIONS TO BE PERFORMED SHOULD BE ENTERED IN THE DESIRED SEQUENCE IN THIS TABLE. DEFAULT IS A WRITE OPERATION. |

CZTRBD.P11 18-NOV-81 09:16

398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430

7.2 ERROR CHECKS AND HALTS

| LOCATION | DESCRIPTION |
|----------|---|
| 1320 | HALT HERE IF THERE WAS AN ATTEMPT TO EXECUTE AN ILLEGAL FUNCTION, DUE TO TAPE POSITION OR SEQUENCE OF INSTRUCTIONS. THE ILLEGAL COMMAND IS DISPLAYED IN RO WHEN THE PROGRAM HALTS. SEE SECTION 5.1B FOR ILLEGAL FUNCTIONS |
| 1332 | HALT HERE IF THERE WAS A HARDWARE ERROR ON THE PREVIOUS OPERATION IF IT IS DESIRED TO BYPASS THE ERROR FLAG NOP THIS LOCATION. THE COMMAND AND STATUS REGISTER SHOULD BE EXAMINED AT THIS TIME TO DETERMINE THE PROBABLE CAUSE OF THE ERROR. PRESSING CONTINUE WILL CLEAR THE ERROR BY EXECUTING A CONTROL RESET. |
| 1350 | HALT HERE IF YOUR OPERATION TABLE LOC.722-766 HAS AN OPERATION THAT IS NOT DEFINED IN THE LEGAL FUNCTION CODES. RO HAS THE BAD CODE IN IT,CHECK YOUR TABLE IN LOCATIONS 722 THRU 766. |
| 1406 | HALT HERE IF BIT 15 OF THE SWR IS SET. THIS IS THE HALT BETWEEN INSTRUCTIONS. |
| 1432 | HALT HERE IF BIT 14 OF THE SWR IS SET. THIS IS THE HALT BETWEEN PASSES OF INSTRUCTIONS IN THE OP TABLE. |

CZTRBD.P11 18-NOV-81 09:16

431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472

7.3 TABLE OF LEGAL FUNCTIONS AND CODES FOR USE IN OPERATIONS TABLE (LOC 722-766)

| <u>CODE</u> | <u>FUNCTION</u> |
|-------------|--|
| 00 | **** ILLEGAL **** |
| 01 | WRITE DATA (ILLEGAL IF EXECUTED FROM LOAD POINT) |
| 02 | READ (DATA, TAPE MARK OR I.D.B.) |
| 03 | **** ILLEGAL **** |
| 04 | SPACE REVERSE (ILLEGAL IF ISSUED FROM LOAD POINT) |
| 05 | **** ILLEGAL **** |
| 06 | **** ILLEGAL **** |
| 07 | ERASE |
| 10 | REWIND (TAPE MOVES AT 160 I.P.S.) ILLEGAL IF ISSUED FROM LOAD POINT. |
| 11 | **** ILLEGAL **** |
| 12 | **** ILLEGAL **** |
| 13 | FAST FORWARD (TAPE MOVES FORWARD AT 160 I.P.S.) |
| 14 | **** ILLEGAL **** |
| 15 | WRITE I.D.B. (ILLEGAL IF ISSUED AT OTHER THAN LOAD POINT) |
| 16 | WRITE TAPE MARK (ILLEGAL IF ISSUED FROM LOAD POINT) |
| 17 | OFFLINE (REQUIRES MANUAL INTERVENTION) |
| 20 | CONTROL RESET (PROGRAM PSEUDO OP) |

8. PROGRAM LISTING

473
474
475
476
477
478
479
480
481 000000
482
483
484
485
486
487
488 000000
489 000001
490 000002
491 000003
492 000004
493 000005
494 000006
495 000007
496
497
498
499
500
501
502
503 164000
504 164002
505 164004
506 164006
507
508
509
510
511
512
513 177776
514 177570
515
516
517
518
519
520
521 177564
522 177566
523
524
525
526
527

```

.ENABLE ABS,AMA
.TITLE TR79 UTILITY DRIVER
.ASECT

```

```

*****
* GENERAL REGISTER DEFINITIONS *
*****

```

```

R0=%0
R1=%1
R2=%2
R3=%3
R4=%4
R5=%5
SP=%6
PC=%7

```

```

*****
* TR79 REGISTER DEFINITIONS *
*****

```

```

TRCOM=164000
TRSTAT=164002
TRWC=164004
TRBA=164006

```

```

*****
* PROCESSOR REGISTER DEFINITIONS *
*****

```

```

PSW=177776
SWR=177570

```

```

*****
* TTY REGISTERS *
*****

```

```

TTSTAT=177564
TTBUF=177566

```


CZTRBD.P11 18-NOV-81 09:16

```

571      ;
572      ;
573 000300 001361      BNE  X2      ;NOT DONE YET
574 000302 005000      SLB:  CLR  R0      ;CLEAR THE PATTERN GENERATOR
575 000304 005001      CLR  R1      ;CLEAR THE PATTERN COUNTER
576 000306 005200      INC  R0      ;SET BIT IN PATTERN
577 000310 005201      SLB1: INC  R1      ;KEEP COUNT
578 000312 010022      MOV  R0,(R2)+ ;PUT IT IN CORE
579 000314 022702 006700  CMP  #6700,R2 ;SEE IF WERE FINISHED
580 000320 001405      BEQ  SLBDON  ;YES JUMP OUT
581 000322 022701 000011  CMP  #11,R1  ;CHECK ON THE BIT POSITION
582 000326 001765      BEQ  SLB      ;RESET THE SLIDING BIT
583 000330 006300      ASL  R0      ;SHIFT THE BIT
584 000332 000766      BR   SLB1    ;LOOP AGAIN
585 000334 005737 000356  SLBDON: TST  @#NORST ;SEE WHERE THE START CAME FROM
586 000340 001404      BEQ  ALD      ;IF = 0 MUST HAVE BEEN START 200
587 000342 005037 000356  CLR  @#NORST ;CLEAR IT OUTFOR NEXT TIME
588 000346 000137 001462  JMP  @#DRTN  ;NOT = GO TO 204 START
589 000352 000137 001000  JMP  @#START ;GO TO A 200 START
590 000356 000000      NORST: 000000 ;TEMPORARY LOCATION
591      ;
592      ;
593      ;
594      ;
595      ;
596      ;
597 000500 000500      SUBSTK: 000000  .=500      ;SUBROUTINE STACK
598      ;
599      ;
600      ;
601      ;
602      ;
603      ;
604      ;
605      ;
606      ;
607      ;
608      ;
609      ;
610      ;
611      ;
612      ;
613      ;
614      ;
615      ;
616      ;
617      ;
618      ;
619      ;
620      ;
621      ;
622      ;
623      ;
624      ;
625      ;
626      ;
627      ;
628      ;
629      ;
630      ;
631      ;
632      ;
633      ;
634      ;
635      ;
636      ;
637      ;
638      ;
639      ;
640      ;
641      ;
642      ;
643      ;
644      ;
645      ;
646      ;
647      ;
648      ;
649      ;
650      ;
651      ;
652      ;
653      ;
654      ;
655      ;
656      ;
657      ;
658      ;
659      ;
660      ;
661      ;
662      ;
663      ;
664      ;
665      ;
666      ;
667      ;
668      ;
669      ;
670      ;
671      ;
672      ;
673      ;
674      ;
675      ;
676      ;
677      ;
678      ;
679      ;
680      ;
681      ;
682      ;
683      ;
684      ;
685      ;
686      ;
687      ;
688      ;
689      ;
690      ;
691      ;
692      ;
693      ;
694      ;
695      ;
696      ;
697      ;
698      ;
699      ;
700      ;
701      ;
702      ;
703      ;
704      ;
705      ;
706      ;
707      ;
708      ;
709      ;
710      ;
711      ;
712      ;
713      ;
714      ;
715      ;
716      ;
717      ;
718      ;
719      ;
720      ;
721      ;
722      ;
723      ;
724      ;
725      ;
726      ;
727      ;
728      ;
729      ;
730      ;
731      ;
732      ;
733      ;
734      ;
735      ;
736      ;
737      ;
738      ;
739      ;
740      ;
741      ;
742      ;
743      ;
744      ;
745      ;
746      ;
747      ;
748      ;
749      ;
750      ;
751      ;
752      ;
753      ;
754      ;
755      ;
756      ;
757      ;
758      ;
759      ;
760      ;
761      ;
762      ;
763      ;
764      ;
765      ;
766      ;
767      ;
768      ;
769      ;
770      ;
771      ;
772      ;
773      ;
774      ;
775      ;
776      ;
777      ;
778      ;
779      ;
780      ;
781      ;
782      ;
783      ;
784      ;
785      ;
786      ;
787      ;
788      ;
789      ;
790      ;
791      ;
792      ;
793      ;
794      ;
795      ;
796      ;
797      ;
798      ;
799      ;
800      ;
801      ;
802      ;
803      ;
804      ;
805      ;
806      ;
807      ;
808      ;
809      ;
810      ;
811      ;
812      ;
813      ;
814      ;
815      ;
816      ;
817      ;
818      ;
819      ;
820      ;
821      ;
822      ;
823      ;
824      ;
825      ;
826      ;
827      ;
828      ;
829      ;
830      ;
831      ;
832      ;
833      ;
834      ;
835      ;
836      ;
837      ;
838      ;
839      ;
840      ;
841      ;
842      ;
843      ;
844      ;
845      ;
846      ;
847      ;
848      ;
849      ;
850      ;
851      ;
852      ;
853      ;
854      ;
855      ;
856      ;
857      ;
858      ;
859      ;
860      ;
861      ;
862      ;
863      ;
864      ;
865      ;
866      ;
867      ;
868      ;
869      ;
870      ;
871      ;
872      ;
873      ;
874      ;
875      ;
876      ;
877      ;
878      ;
879      ;
880      ;
881      ;
882      ;
883      ;
884      ;
885      ;
886      ;
887      ;
888      ;
889      ;
890      ;
891      ;
892      ;
893      ;
894      ;
895      ;
896      ;
897      ;
898      ;
899      ;
900      ;
901      ;
902      ;
903      ;
904      ;
905      ;
906      ;
907      ;
908      ;
909      ;
910      ;
911      ;
912      ;
913      ;
914      ;
915      ;
916      ;
917      ;
918      ;
919      ;
920      ;
921      ;
922      ;
923      ;
924      ;
925      ;
926      ;
927      ;
928      ;
929      ;
930      ;
931      ;
932      ;
933      ;
934      ;
935      ;
936      ;
937      ;
938      ;
939      ;
940      ;
941      ;
942      ;
943      ;
944      ;
945      ;
946      ;
947      ;
948      ;
949      ;
950      ;
951      ;
952      ;
953      ;
954      ;
955      ;
956      ;
957      ;
958      ;
959      ;
960      ;
961      ;
962      ;
963      ;
964      ;
965      ;
966      ;
967      ;
968      ;
969      ;
970      ;
971      ;
972      ;
973      ;
974      ;
975      ;
976      ;
977      ;
978      ;
979      ;
980      ;
981      ;
982      ;
983      ;
984      ;
985      ;
986      ;
987      ;
988      ;
989      ;
990      ;
991      ;
992      ;
993      ;
994      ;
995      ;
996      ;
997      ;
998      ;
999      ;
1000      ;

```

```

*****
*   STACKS   *
*****

```


CZTRBD.P11 18-NOV-81 09:16

```

681
682
683
684
685
686
687
688 001072 022737 000020 000676
689 001100 001402
690 001102 000137 001344
691 001106 052737 004000 164000 CRES:
692 001114 032737 004000 164000 3$:
693 001122 001374
694 001124 000137 001264
695
696
697
698
699
700
701
702 001130 005037 164002 CLINH:
703 001134 162703 001442
704 001140 060307
705
706
707
708
709
710
711
712 001142 000422 W:
713 001144 000425 R:
714 001146 000401 SR:
715 001150 000432 ER:
716 001152 000240 REWD:
717 001154 000240 FFOR:
718 001156 000240 IDB:
719 001160 000240 WTM:

```

```

*****
* CHECK FOR A CONTROL RESET *
*****

```

```

CMP #20,@#TEMP2 ;SEE IF ITS A CONTROL RESET (PSEUDO OP)
BEQ CRES ;MUST BE A CONTROL RESET JUMP TO CRES
JMP @#ILFUT ;IT MUST BE ILLEGAL FUNCTION STOP THE PROGRAM
BIS #4000,TRCOM ;MUST BE A POWER CLEAR SO DO IT TAKES 900 MILI SECONDS
BIT #4000,TRCOM ;SEE IF DONE WITH POWER CLEAR YET
BNE 3$ ;WAIT UNTILL DONE
JMP FUDONE ;GET BACK INTO PROGRAM

```

```

*****
* CLEAR INHIBIT BIT AND SET UP OPERATION *
*****

```

```

CLR @#TRSTAT ;CLEAR OUT THE INHIBIT BIT
SUB #LEGOPS+2,R3 ;GET AN OFFSET VALUE
ADD R3,PC ;ADD IT TO THE PC AND GO THERE

```

```

*****
* OPERATIONS DIRECTORY TABLE *
*****

```

```

BR WRITE ;WRITE INSTRUCTION
BR READ ;READ INSTRUCTION
BR .+4 ;SPACE REVERSE INSTRUCTION
BR ERSE ;ERASE COMMAND
NOP ;REWIND COMMAND
NOP ;FAST FORWARD COMMAND
NOP ;WRITE ID BURST
NOP ;WRITE TAPE MARK

```


CZTRBD.P11 18-NOV-81 09:16

```

760
761
762
763
764
765
766
767 001264 013737 164002 000672 FUDONE: MOV @#TRSTAT,@#STTEM ;SAVE STATUS
768 001272 013737 164000 000670 MOV @#TRCOM,@#COMTEM ;SAVE COMMAND REGISTER
769 001300 032737 040000 000670 BIT #40000,@#COMTEM ;WAS IT AN ILLEGAL COMMAND DUE TO SEQUENCE OR TAPE POSI
770 001306 001405 BEQ ERDONE ;NO ERROR HERE
771 001310 006237 000676 ILLCOM: ASR @#TEMP2 ;STRIP OFF THE GO BIT
772 001314 013700 000676 MOV @#TEMP2,R0 ;PUT BAD COMMAND IN R0
773 001320 000000 ERR14: HALT ; STOP WITH BAD COMMAND DISPLAYED
774 001322 032737 100000 000670 ERDONE: BIT #100000,@#COMTEM ;SEE IF ERROR BIT IS SET
775 001330 001410 BEQ OPDEL ;NO ERRORS CONTINUE
776 001332 000000 ERR15: HALT ;GOT AN ARROR NOP THIS HALT TO CONTINUE
777 001334 000137 001106 JMP @#CRES ;IF YOU GOT AN ERROR ONLY RECOVERY IS WITH A CONTROL RE
778 001340 006237 000676 ILLFUN: ASR @#TEMP2 ;STRIP OFF GO BIT
779 001344 013700 000676 ILFUT: MOV @#TEMP2,R0 ;PUT THE BAD CODE IN R0 TO DISPLAY WHEN HALTED
780 001350 000000 ERRIF: HALT ;GOT AN ILLEGAL FUNCTION CHECK YOUR PROGRAM LOCATION 72
781
782

```

```

*****
* ROUTINE TO CHECK FUNCTION WHEN DONE *
*****

```

CZTRBD.P11 18-NOV-81 09:16

```

783
784
785
786
787
788
789 001352 013737 000716 000666 OPDEL:  MOV @#OPDLX,@#TIMMUL ;SET UP OPERATIONS DELAY MULTIPLIER
790 001360 013700 000714          MOV @#OPDLY,R0 ;SET UP OPERATIONS DELAY TIMER
791 001364 005300          8$:    DEC R0 ;TIMER IS TICKING
792 001366 001376          BNE 8$ ;GET MORE TIME
793 001370 005337 000666          DEC @#TIMMUL ;COUNT DOWN THE MULTIPLIER
794 001374 001373          BNE 8$ ;GET MORE TIME
795 001376 032737 100000 177570        BIT #100000,@#SWR ;TIMES UP CHECK SWITCHES TO SEE IF WE HALT OR CONTINUF.
796 001404 001401          BEQ .+4 ;DONT STOP NOW SKIP THE HALT
797 001406 000000          INSHLT: HALT ;STOP BETWEEN INSTRUCTIONS
798 001410 005301          DEC R1 ;-1 FROM THE NUMBER OF OPERATIONS IN R1
799 001412 001001          BNE 9$ ;GO AND DO THE NEXT INSTRUCTION
800 001414 000401          BR .+4 ;SKIP THE JUMP
801 001416 000137 001040          9$:    JMP @#LOOP ;DO THE LOOP AGAIN
802 001422 032737 040000 177570        BIT #40000,@#SWR ;CHECK SWITCHES TO SEE IF WE WANT TO STOP AT END OF PAS
803 001430 001401          BEQ REST ;DO THE NEXT PASS SKIP THE HALT
804 001432 000000          PASHLT: HALT ;STOP BETWEEN PASSES
805 001434 000137 001000          REST:  JMP @#START ;GO DO IT AGAIN (NEXT PASS)
806
807
808
809
810
811
812 001440 000001          LEGOPS: 00001 ;WRITE
813 001442 000002          00002 ;READ
814 001444 000004          00004 ;SPACE REVERSE
815 001446 000007          00007 ;ERASE
816 001450 000010          00010 ;REWIND
817 001452 000013          00013 ;FAST FORWARD
818 001454 000015          00015 ;WRITE IDB
819 001456 000016          00016 ;WRITE TAPE MARK
820 001460 000017          00017 ;OFFLINE
821

```

```

*****
* OPERATION DELAY BETWEEN INSTRUCTIONS *
*****

```

```

*****
* LEGAL OPERATIONS COMPARITOR TABLE *
*****

```

CZTRBD.P11 18-NOV-81 09:16

```

322
323
324
325
326
327
328
329
330 001462 012706 000600 DRTN: MOV #600,SP ;SET STACK
331 001466 012705 000500 MOV #500,R5 ;SET UP SUBROUTINE STACK
332 001472 012737 000340 177776 MOV #340,@#PSW ;SET PRIORITY 7 NO INTERRUPTS ALLOWED
333 001500 032737 004000 164000 DROUTS: BIT #4000,@#TRCOM ;CHECK FOR INITIAL POWER CLEAR TO SUBSIDE
334 001506 001774 BEQ DROUTS ;WAIT TILL DONE
335 001510 013737 177570 000664 BR1: MOV @#SWR,@#SWRTEM ;GET SWITCHES AND PUT THEM IN STORAGE
336 001516 105737 000664 TSTB @#SWRTEM ;SEE IF ENABLE IS UP YET
337 001522 100372 BPL BR1 ;LOOP UNTILL ENABLE IS UP
338 001524 042737 177760 000664 BIC #177760,@#SWRTEM ;MASK BITS AND GET A NUMBER BETWEEN 0-16
339 001532 006337 000664 ASL @#SWRTEM ;SHIFT IT LEFT TO MULTIPLY BY 2
340 001536 006337 000664 ASL @#SWRTEM ;SHIFT AGAIN MULTIPLY BY 2 TO GET OFFSET
341 001542 063707 000664 ADD @#SWRTEM,PC ;ADD IT TO THE PC AND GO THERE
342
343

```

```

*****
*   DELAY SET-UP PROGRAM ROUTINES   *
*****

```

CZTRBD.P11 18-NOV-81 09:16

```

*****
*   INDEX TABLE OF DELAY PROGRAM DIRECTIVES   *
*****

```

```

844
845
846
847
848
849
850
851 001546 000137 001510
852 001552 000137 001646
853 001556 000137 001646
854 001562 000137 001702
855 001566 000137 001752
856 001572 000137 002014
857 001576 000137 002014
858 001602 000137 002014
859 001606 000137 002150
860 001612 000137 002234
861 001616 000137 002234
862 001622 000137 002354
863 001626 000137 002070
864 001632 000137 001752
865 001636 000137 002274
866 001642 000137 001510
867
868
869
870

```

TABLE:

```

JMP @#BR1      ;DELAY 0 IS A NO-OP
JMP @#BR2      ;DELAY 1 IS FOR POWER CLEAR
JMP @#BR2      ;DELAY 2 IS FOR POWER CLEAR
JMP @#BR3      ;DELAY 3 IS FOR ERROR CLK
JMP @#BR4      ;DELAY 4 IS FOR WRITE ENABLE
JMP @#BR5      ;DELAY 5 IS FOR OUT BUFF FLAG
JMP @#BR5      ;DELAY 6 IS FOR END WRITE DATA
JMP @#BR5      ;DELAY 7 IS FOR FIRST WORD WRITE REQUEST
JMP @#BR10     ;DELAY 10 IS FOR ERASE
JMP @#BR11     ;DELAY 11 IS FOR WRITE I.D.B.
JMP @#BR11     ;DELAY 12 IS FOR I.D.B. TIMING
JMP @#BR16     ;DELAY 13 IS FOR ABORT WINDOW
JMP @#BR6      ;DELAY 14 IS FOR LD CTRL + BUSY
JMP @#BR4      ;DELAY 15 IS FOR GO PULSE DELAY
JMP @#BR14     ;DELAY 16 IS FOR M.S.D. DELAY
JMP @#BR1      ;DELAY 17 IS A NO-OP

```

CZTRBD.P11 18-NOV-81 09:16

```

871
872
873
874
875 001646 004537 002502
876 001652 005000
877 001654 012701 000004
878 001660 005300
879 001662 001376
880 001664 005301
881 001666 001374
882 001670 105737 177570
883 001674 100764
884 001676 000137 001510
885
886
887
888
889
890 001702 012700 000070
891 001706 012701 000004
892 001712 052737 004000 164002
893 001720 005300
894 001722 001376
895 001724 005037 164002
896 001730 005301
897 001732 001372
898 001734 105737 177570
899 001740 100760
900 001742 004537 002502
901 001746 000137 001510
902
903
904
905
906
907 001752 004537 002522
908 001756 012737 177777 164004
909 001764 012737 000017 164000
910 001772 004537 002522
911 001776 004537 002540
912 002002 105737 177570
913 002006 100763
914 002010 000137 001510

```

```

*****
* ROUTINE FOR DELAYS 1 AND 2 *
*****
BR2: JSR R5,@#PCL ;DO A POWER CLEAR
      CLR R0 ;CLEAR THE TIMER
      MOV #4,R1 ;SET TIMING DELAY MULTIPLIER
BR2A: DEC R0 ;TIMER IS TICKING
      BNE BR2A ;WAIT TILL ITS DONE
      DEC R1 ;ONCE THROUGH THE TIMING LOOP
      BNE BR2A ;REPEAT LOOP IF MULTIPLIER IS NON ZERO
      TSTB @#SWR ;CCKECK FOR A LOOP
      BMI BR2 ;DO IT AGAIN
      JMP @#BR1 ;GET NEXT TEST

```

```

*****
* ROUTINE FOR DELAY 3 *
*****
BR3: MOV #70,R0 ;SET UP DELAY MULTIPLIER
      MOV #4,R1 ;SET TIMING DELAY MULTIPLIER
      BIS #4000,@#TRSTAT ;FORCE AN ERROR WITH B.G.L. BIT
13$: DEC R0 ;TIMER IS TICKING
      BNE 13$ ;CHECK TIMER
      CLR @#TRSTAT ;OK NOW CLEAR THE BIT
      DEC R1 ;ONCE THROUGH TIMING LOOP
      BNE 13$ ;REPEAT LOOP IF MULTIPLIER IS NON ZERO
      TSTB @#SWR ;SEE IF WE WANT TO DO IT AGAIN
      BMI BR3 ;OK LOOP BACK
      JSR R5,@#PCL ;DONE HERE DO A POWER CLEAR AND GET THE NEXT ONE
      JMP @#BR1 ;GET THE NEXT DELAY DIRECTIVE

```

```

*****
* ROUTINE FOR DELAY 4 AND 15 *
*****
BR4: JSR R5,@#RDY ;CHECK FOR READY
BR4A: MOV #-1,@#TRWC ;THIS NUMBER IS USED FOR AN ERASE COUNT
      MOV #17,@#TRCOM ;DO THE ERASE
      JSR R5,@#RDY ;WAIT TILL DONE
      JSR R5,@#ERCK ;SEE IF WE ERRORED OUT
      TSTB @#SWR ;SEE IF WE LOOPON TEST
      BMI BR4A ;LOOP HERE AND DO IT AGAIN
      JMP @#BR1 ;GET OUT AND GET NEXT DELAY DIRECTIVE

```

CZTRBD.P11 18-NOV-81 09:16

```

915
916
917
918
919
920 002014 004537 002570
921 002020 005037 164002
922 002024 012737 177774 164004
923 002032 013737 000710 164006
924 002040 012737 000003 164000
925 002046 004537 002522
926 002052 004537 002540
927 002056 105737 177570
928 002062 100760
929 002064 000137 001510
930
931
932
933
934
935
936 002070 004537 002624
937 002074 004537 002654
938 002100 005037 164002
939 002104 005037 164004
940 002110 012737 000017 164000
941 002116 005037 164000
942 002122 105737 177570
943 002126 100004
944 002130 105737 164000
945 002134 100370
946 002136 000756
947 002140 004537 002502
948 002144 000137 001510

```

```

*****
* ROUTINE FOR DELAY 5 , 6 AND 7 *
*****
BR5: JSR R5,@#OFLP ;SEE IF WE ARE AT LOAD POINT
      CLR @#TRSTAT ;CLEAR INHIBIT BIT
BR5A: MOV #-4,@#TRWC ;SET UP FOR A 10 BYTE WRITE
      MOV @#WADDR,@#TRBA ;SET UP THE WRITE ADDRESS BUFFER
      MOV #3,@#TRCOM ;DO THE WRITE
      JSR R5,@#RDY ;WAIT FOR READY
      JSR R5,@#ERCK ;CHECK FOR ERRORS
      TSTB @#SWR ;SEE IF WE WANT TO LOOP
      BMI BR5A ;LOOP HERE AND DO IT AGAIN
      JMP @#BR1 ;GET OUT AND GET NEXT DELAY DIRECTIVE

```

```

*****
* ROUTINE FOR DELAY 14 *
*****
BR6: JSR R5,@#REW ;DO A REWIND GET TO B.O.T.
BR6C: JSR R5,@#ETS ;CHECK FOR END OF TAPE ANYWAY
      CLR @#TRSTAT ;CLEAR THE INHIBIT BIT
      CLR @#TRWC ;CLEAR THE WORD COUNT
      MOV #17,@#TRCOM ;DO AN ERASE
BR6A: CLR @#TRCOM ;FORCE A LOAD PULSE
      TSTB @#SWR ;SEE IF WE WANT TO LOOP
      BPL BR6B ;ALL DONE
      TSTB @#TRCOM ;SEE IF ERASE IS DONE YET
      BPL BR6A ;NOT DONE DO ANOTHER LOAD PULSE
      BR BR6C ;DO IT AGAIN
BR6B: JSR R5,@#PCL ;DO A CLEAR AND EXIT
      JMP @#BR1 ;GO BACK TO MAIN

```


CZTRBD.P11 18-NOV-81 09:16

```

*****
* ROUTINE FOR DELAY 11 AND 12 *
*****

```

```

975
976
977
978
979
980 002234 004537 002624 BR11: JSR R5,@#REW ;DO A REWIND
981 002240 012737 000033 164000 MOV #33,@#TRCOM ;WRITE AN I.D.B.
982 002246 004537 002522 JSR R5,@#RDY ;CHECK FOR DONE
983 002252 004537 002540 JSR R5,@#ERCK ;SEE IF ANY ERRORS UP
984 002256 105737 177570 TSTB @#SWR ;SEE IF WE WANT TO LOOP
985 002262 100764 BMI BR11 ;LOOP BACK DO IT AGAIN
986 002264 004537 002502 JSR R5,@#PCL ;DO A POWER CLEAR
987 002270 000137 001510 JMP @#BR1 ;GET OUT AND GET NEXT DELAY DIRECTIVE
988
989
990
991
992
993
994
995
996

```

```

*****
* ROUTINE FOR DELAY 16 *
*****

```

```

997 002274 105737 164002 BR14: TSTB @#TRSTAT ;CHECK FOR EOT UP
998 002300 100407 BMI BR14A ;SKIP THE FAST FORWARD
999 002302 005037 164002 CLR @#TRSTAT ;CLEAR INHIBIT
1000 002306 012737 000027 164000 MOV #27,@#TRCOM ;DO A FAST FORWARD
1001 002314 004537 002522 JSR R5,@#RDY ;WAIT TILL DONE
1002 002320 005037 164002 BR14A: CLR @#TRSTAT ;CLEAR INHIBIT
1003 002324 012737 000027 164000 MOV #27,@#TRCOM ;TRY A FAST FORWARD ,SHOULD PRODUCE ERROR
1004 002332 004537 002522 JSR R5,@#RDY ;WAIT TILL DONE
1005 002336 105737 177570 TSTB @#SWR ;SEE IF WE LOOP HERE
1006 002342 100766 BMI BR14A ;YES LOOP HERE
1007 002344 004537 002502 JSR R5,@#PCL ;DO A POWER CLEAR
1008 002350 000137 001510 JMP @#BR1 ;GET OUT DO NEXT DELAY
1009

```

CZTRBD.P11 18-NOV-81 09:16

```

1010
1011
1012
1013
1014
1015 002354 004537 002624 BR16: JSR R5,@#REW ;DO A REWIND
1016 002360 005037 164002 CLR @#TRSTAT ;CLEAR INHIBIT
1017 002364 012737 177000 164004 MOV #177000,@#TRWC ;SET UP ERASE COUNT
1018 002372 012737 000017 164000 MOV #17,@#TRCOM ;DO AN ERASE
1019 002400 004537 002522 JSR R5,@#RDY ;WAIT FOR IT
1020 002404 004537 002624 JSR R5,@#REW ;REWIND IT
1021 002410 004537 002570 JSR R5,@#OFLP ;GET OFF LOAD POINT LEGALLY
1022 002414 012737 177760 164004 BR16A: MOV #-20,@#TRWC ;SET UP W.C.
1023 002422 012737 003600 164006 MOV #3600,@#TRBA ;SET UP CORE ADDRESS
1024 002430 005037 164002 CLR @#TRSTAT ;CLEAR THE INHIBIT
1025 002434 012737 000003 164000 MOV #3,@#TRCOM ;NOW TRY TO WRITE NOTHING,SHOULD ABORT
1026 002442 012701 000040 BR16B: MOV #40,R1 ;SET UP TIME MULTIPLIER
1027 002446 005000 BR16D: CLR R0 ;CLEAR TIMER
1028 002450 005200 BR16C: INC R0 ;TIMES WAISTING
1029 002452 001376 BNE BR16C ;TIMER RUNNING
1030 002454 005301 DEC R1 ;-1 FROM MULTIPLIER
1031 002456 001373 BNE BR16D ;SEE IF DONE YET
1032 002460 004537 002502 JSR R5,@#PCL ;CLEAR ERRORS
1033 002464 105737 177570 TSTB @#SWR ; LOOP ???
1034 002470 100751 BMI BR16A ;DO IT AGAIN
1035 002472 004537 002502 JSR R5,@#PCL ;POWER CLEAR
1036 002476 000137 001510 JMP @#BR1 ;ALL DONE GET SOME MORE
1037

```

CZTRBD.P11 18-NOV-81 09:16

```

1038
1039
1040
1041
1042
1043
1044
1045
1046 002502 052737 004000 164000 PCL:    BIS    #4000,@#TRCOM      ;SET POWER CLEAR
1047 002510 032737 004000 164000 PCL1:   BIT    #4000,@#TRCOM      ;WAIT FOR 900 MILI SECONDS
1048 002516 001374          BNE    PCL1              ;STILL WAITING
1049 002520 000205          RTS     R5                ;RETURN TO MAIN ROUTINE
1050
1051
1052
1053
1054
1055
1056
1057
1058 002522 105737 164000  RDY:    TSTB   @#TRCOM        ;CHECK ON DONE BIT
1059 002526 100375          BPL    RDY              ;WAIT TILL DONE
1060 002530 042737 000001 164002 IHB:    BIC    #1,@#TRSTAT      ;CLEAR THE INHIBIT BIT
1061 002536 000205          RTS     R5              ;RETUN TO MAIN ROUTINE
1062
1063
1064
1065
1066
1067
1068
1069
1070 002540 005737 164000  ERCK:   TST    @#TRCOM        ;SEE IF ERROR IS UP
1071 002544 100010          BPL    ERCK2           ;NO ERRORS JUMP OUT
1072 002546 012737 000007 177566  ERCK1:  MOV    #7,@#TTBUF      ;GOT AN ERROR RING A BELL
1073 002554 105737 177564          TSTB   @#TTSTAT        ;WAIT HERE
1074 002560 100375          BPL    ERCK1           ;WAIT HERE
1075 002562 004537 002502  ERCK2:  JSR    R5,@#PCL        ;CLEAR THE ERROR WITH A POWER CLEAR
1076 002566 000205          RTS     R5              ;GO BACK TO MAIN
1077

```

CZTRBD.P11 18-NOV-81 09:16

1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116

002570 032737 000040 164002
002576 001411
002600 005037 164002
002604 012737 000033 164000
002612 004537 002522
002616 004537 002540
002622 000205

002624 032737 000040 164002
002632 001007
002634 005037 164002
002640 012737 000021 164000
002646 004537 002522
002652 000205

002654 105737 164002
002660 100002
002662 004537 002624
002666 000205

.....
OFLP:
.....
OFLP1:
.....
REW:
REW1:
REW2:
.....
ETS:
ETS1:
.....

```
*****
* SUBROUTINE TO GET OFF LOAD POINT LEGALLY *
*****

OFLP: BIT #40,@#TRSTAT ;SEE IF LOAD POINT IS UP
      BEQ OFLP1 ;NO LP JUMP OUT
      CLR @#TRSTAT ;CLEAR THE INHIBIT
      MOV #33,@#TRCOM ;WRITE AN I.D.B.
      JSR R5,@#RDY ;WAIT FOR READY
      JSR R5,ERCK ;CHECK FOR ERRORS
      RTS R5 ;GO BACK TO MAIN

*****
* SUBROUTINE FOR REWIND AND L.P. *
*****

REW: BIT #40,@#TRSTAT ;AT LOAD POINT??
     BNE REW2 ;YES DON'T NEED REWIND
     CLR @#TRSTAT ;CLR THE INHIBIT
     MOV #21,@#TRCOM ;DO A REWIND
     JSR R5,@#RDY ;WAIT TILL DONE
     RTS R5 ;GO BACK

*****
* SUBROUTINE FOR E.O.T. *
*****

ETS: TSTB @#TRSTAT ;IS END OF TAPE UP ?
     BPL ETS1 ;NOT AT E.O.T.
     JSR R5,@#REW ;DO A REWIND
     RTS R5 ;GET BACK
```

1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166

000001

* WRITE BUFFER PATTERNS *

.=2700
.REPT 1000 ;ALL 1'S
.WORD 000777 ;PATTERN = 0 000 000 111 111 111
.ENDR

.=3700
.REPT 1000 ;1'S AND 0'S ALTERNATE WORDS
.WORD 000400 ;PATTERN = 0 000 000 100 000 000
.WORD 000777 ;PATTERN = 0 000 000 111 111 111
.ENDR

.=4700
.REPT 1000 ;ALTERNATE BITS
.WORD 000525 ;PATTERN = 0 000 000 101 010 101
.WORD 000652 ;PATTERN = 0 000 000 110 101 010
.ENDR

.=5700
.REPT 1000 ;SLIDING 1 BIT
.WORD 000001 ;PATTERN = 0 000 000 000 000 001
.WORD 000002 ;PATTERN = 0 000 000 000 000 010
.WORD 000004 ;PATTERN = 0 000 000 000 000 100
.WORD 000010 ;PATTERN = 0 000 000 000 001 000
.WORD 000020 ;PATTERN = 0 000 000 000 010 000
.WORD 000040 ;PATTERN = 0 000 000 000 100 000
.WORD 000100 ;PATTERN = 0 000 000 001 000 000
.WORD 000200 ;PATTERN = 0 000 000 010 000 000
.WORD 000400 ;PATTERN = 0 000 000 100 000 000
.ENDR

* READ BUFFER AREA *

.=6700 ;1000 WORD LOCATIONS RESERVED FOR READ BUFFER

.END

CZTRBD.P11 18-NOV-81 09:16

CROSS REFERENCE TABLE -- USER SYMBOLS

. ABS. 002670 000

ERRORS DETECTED: 0

CZTRBD/I,CZTRBD,SEQ/CRF/SOL/NL:TOC=CZTRBD.P11
RUN-TIME: 1 2 .2 SECONDS
RUN-TIME RATIO: 6/4=1.4
CORE USED: 16K (31 PAGES)