

RX11

RX11 INTFC
CZRXBFO

AH 9341F MC

COPYRIGHT 74 79

FICHE 1 OF 1

NOV 1979

~~EDGECO~~

MADE IN USA

PRODUCT CODE: AC-9339F-MC
PRODUCT NAME: CZRXBFO RX11 INTERFACE DIAGNOSTIC
DATE: APRIL 1979
MAINTAINER: DIAGNOSTIC ENGINEERING
AUTHOR: DAVID L. ADAMS
MODIFIED BY MIKE PAGE TO REV F

Copyright (C) 1974, 1979
Digital Equipment Corporation, Maynard, Mass.

This software is furnished under a license for use only on a single computer system and may be copied only with the inclusion of the above copyright notice. This software, or any other copies thereof, may not be provided or otherwise made available to any other person except for use on such system and to one who agrees to these license terms. Title to and ownership of the software shall at all times remain in DEC.

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation.

DEC assumes no responsibility for the use or reliability of its software on equipment which is not supplied by DEC.

CONTENTS

1.0 GENERAL PROGRAM INFORMATION

- 1.1 Abstract
- 1.2 System Requirements
- 1.2.1 Hardware
- 1.2.2 Software

2.0 OPERATING INSTRUCTIONS

2.0.1 Outline of Operating Procedure

- 2.1 Loading Procedure
- 2.2 Starting Addresses
- 2.3 Operator Action Before Starting Program
- 2.3.1 Device Address Selection
- 2.3.2 Non-Standard Diskette Address Selection
- 2.3.3 Software Switch Register (Loc. 176)
- 2.3.4 Test Parameter Selection ("DTESTP" Loc. 1212)
- 2.3.4.1 Prerequisites of Tests
- 2.4 Operator Action to Run the Program
- 2.4.1 Starting the Program
- 2.4.2 Operating Conditions
- 2.5 Test Definitions
- 2.5.1 Pretest
- 2.5.2 Test 1 - RXCS Test Part I /
 Interrupt Test Part I
- 2.5.3 Test 2 - Interrupt Test Part II /
 Vector Address Verification
- 2.5.4 Test 3 - Interrupt Test Part III /
 Priority Level Verification Part I
- 2.5.5 Test 4 - Interrupt Test Part IV /
 Priority Verification Part II
- 2.5.6 Test 5 - Init (Programed) / RST
- 2.5.7 Test 6 - Fill Buffer Transfer Length Verification
- 2.5.8 Test 7 - Empty Buffer Transfer Length and
 Content Verification Part I
- 2.5.9 Test 10 - Empty Buffer Transfer Length and
 Content Verification Part II
- 2.5.10 Test 11 - Fill / Empty Buffer All 0's
- 2.5.11 Test 12 - Fill / Empty Buffer All 1's
- 2.5.12 Test 13 - Drive Ready Verification
- 2.5.13 Test 14 - Error Flag and B-Code Verification Part I
- 2.5.14 Test 15 - Error Flag and B-Code Verification Part II
 /Deleted Data Bit Sets
- 2.5.15 Test 16 - Error Flag and B-Code Verification Part III
 /Deleted Data Bit Clears
- 2.5.16 Test 17 - Illegal Track Error and B-Code Verification
- 2.5.17 Test 20 - Seek Verification Via Read Function
- 2.5.18 Test 21 - Write Test
- 2.5.19 Test 22 - Initialize Implied Read
- 2.5.20 Test 23 - Read Test

2.5.21 Test 24 - Data Transfer and Verification
2.5.22 Test 25 - Data Transfer and Verification
 /Via Deleted Data Mode
2.5.23 Test 26 - Head "Home" Test

3.0 ERRORS

3.1 Error Heading for Tests 1 - 17, 21 - 23
3.2 Error Output Per Test
3.3 Error Heading for Test 20, 24 - 26
3.3.1 No Error Flag Errors
3.3.2 Error Flag Errors
3.3.3 Errors Resulting from Previous Errors
3.3.4 Definitive Error Codes
3.4 Program Hung

4.0 HALTS

5.0 FLOW CHARTS

1.0 GENERAL PROGRAM INFORMATION

1.1 Abstract

The RX11 interface diagnostic consists of a series of selectable tests that may be run individually, sequence through all tests, or start at a selected test and run through remaining tests, in order, then go back to the selected test.

These tests check out the basic functions of the RX11 interface such as:

1. Done flag
2. Interrupt level / address
3. Program initialize
4. Read status registers
5. Fill / empty buffer transfer verification
6. Fill / empty buffer with data patterns

It is necessary to insure that these functions work before a data reliability test is run.

Any errors are reported by the program, and it is possible to loop on the error or a particular test for scope testing.

1.2 System Requirements

1.2.1 Hardware Requirements

The following equipment is required:

1. PDP-11 series computer with minimum of 8k memory
2. RX11 floppy disk system, including a single or dual drive RX01 and a PDP-11 Interface card [m7846].

NOTE

A diskette must be included with each drive tested.

3. Console teleprinter

1.2.2 Software Requirements

No prerequisite software

2.0 OPERATING INSTRUCTIONS

2.0.1 Outline of Operating Procedure

The standard running procedure for the diagnostic (to run all tests on both drives with no operator intervention via the switch register) is as follows:

1. Load the program into memory
 1. If it is being loaded from a diskette replace the "library" diskette with a "scratch" diskette.

NOTE

If this step is forgotten and the program was loaded via RXDP (floppy monitor) on unit 0 with unit 0 selected by user to undergo testing the program will failsafe the operation and prompt the user as follows: "[Caution - If you desire to test unit 0 replace load medium with a scratch diskette then press continue"]

Caution again, however -----

NOTE

When running this program on a Small 11 (e.g. /04, LSI 11, etc.) Where there is no console switch register it is imperative to remember this setup.

NOTE

Before proceeding to Step B, ensure that the following modifiable locations contain the parameters you require for testing. The following table describes each location with respect to the default parameters which will be used if left unmodified by the user:

LOCATION	LABEL	CONTENTS	PROGRAM REACTION
1200	OD:	0	TRACKS 0,52,53,114(8)
1202	FIRST:	015001	SECTORS 1 THRU 32(8)
1204	KRXVEC:	264	ASSUMES PROPER DEVICE VECTOR
1206	RXCS:	177170	ASSUMES PROPER DEVICE STATUS REGISTER (CALCULATES 'RXDB' ADDRESS FROM)
1212	DTESTP:	0	TESTS BOTH UNITS AUTOMATICALLY SEQUENCES THRU ALL TESTS
1214	BRLEV:	5	ASSUMES PROPER DEVICE 'BR' LEVEL

Reference section 2 of this document for a more thorough description of each of these items and how to modify these locations if you desire to change the above mentioned default testing parameters.

2. Start the program at location 200
3. The program will type out maindec number, a test parameter of 0 (use both drives and run all tests). Then type tracks to be accessed and sector limits. The program is now running all tests in sequence.
4. If there are no errors, at the end of the pass (approx. 50 seconds run time), a "D" will be typed and it will continue on for another pass.
5. To halt the test at any time (after or before completion of a pass) just halt the processor.
6. After completing a pass of the diagnostic, the RX11 reliability test may be run.
7. There are two types of error print out formats:
 1. Tests pretest, 1 - 17, and 21 - 23 use the format shown in section 3.1. The important address there is the "ERADR" (Error Address) go to the listing at that

- location to get more information on the error condition
2. Test 20, and 24 - 26 use the format shown in section 3.3. In this case the "TEST PC" is the address of the test being run when the error occurred. Then the vital information of the error is printed (contents of all registers, address of where on the diskette the error occurred, and the type of error).

2.1 Loading The Program

Load the program into memory using the standard procedure for binary paper tapes. Make sure the total system is ready for operation. The diskettes inserted properly, doors closed on drives to be tested etc.

2.2 Starting Addresses

The program has two starting address locations as follows:

2.2.1 Initial Start [Loc.200]

This starting address tests for and selects the hardware, or software switch register, prints maindec name and revision, the test and drive selection, and tracks and sectors being used.

2.2.2 Restart [Loc.202]

This starting address directs the program to continue running using the drive and test selections specified in the previous initial start.

2.3 Operator Action Before Starting The Program

2.3.1 Device Address Selection

Like most options on the PDP-11 the RX11 Interface Card has jumperable register and vector addresses. This allows for devices with the same standard addresses to be jumpered to an other address so they will run without conflict.

The program must know what addresses are being used, as it is through these register and vector addresses that all communication between the

PDP-11 and the RX11 is handled.

If the RX11 system under test is jumpered for register addresses other than standard, which is RXCS = 177170 and RXDB = 177172 place in the memory location called "RXCS" [Loc. 1206] its new address. The program assumes the next even address above that of RXCS, will be the address of RXDB, so setting that address is not necessary. If there is a nonstandard interrupt vector address (standard is Loc. 264) then place in memory location called "KRXVEC" [Loc. 1204] its new address.

If either of these locations is loaded with a wrong address, the program will get unpredictable errors and may halt.

NOTE

The program expects that the priority level jumpers are set for a normal 'BR' level of 5 (contents of program location 'BRLEV:' is set to 5). If the priority level jumpers are set to any other level tests 3 & 4 will report errors, unless program location 'BRLEV:' has been patched to contain the relevant 'BR' level before executing the program.

If this is being tested on a LSI 11, tests 3 and 4 will not be run as the LSI 11 has only 1 level of interrupt.

2.3.2 Non-Standard Diskette Address Selection

If it is desirable to test the diskette between track and sector address limits other than the preselected track addresses, and/or minimum (first) and maximum (last) sector addresses, this is done by the operator making changes to two memory locations before the program is started. One location is called "OD" [Loc. 1200] which contains the two bytes for inner and outer track addresses. The other location is called "FIRST" and it contains the two bytes for the first and last sector addresses.

1. Definitions

OD = Address of track at outer diameter (min. 0)
ID = Address of track at inner diameter (max. 114)
FIRST = Address of first sector on a track (min. 1)
LAST = Address of last sector on a track (max. 32)

2. Locations

Tracks location 1200 bits 14----8 6----0
ID OD

Sectors location 1202 bits 12----8 4----0

LAST FIRST

3. Restrictions

The value of "OD" must be less than or equal to the value of "ID". The value of "FIRST" must be less than or equal to the value of "LAST".

If these locations are changed to new limits, then the program will access only those addresses inclusive of and between these limits. The exception to this is test 26 which always uses a special track sequence.

If the "OD" location is cleared or set to any illegal combination of tracks, the program will clear location "OD". The track sequence will then be tracks 0, 52, 53, and 114 (octal) only.

If the "FIRST" location is cleared or set to any illegal combination of sector address limits then the program will set "FIRST" to 1 and "LAST" to 32 (octal).

2.3.3 Software Switch Register (Loc. 176)

For the PDP 11 processors that do not have a hardware switch register or if the operator wishes to select the software switch register, by putting all the switches up to a "1", (this must be done each time the program is started at location 200, otherwise the program will use the hardware SWR.) Location 176 is assigned as the switch register. Bits set to a "1" in this location have the same function as the corresponding switch in the hardware switch register. All references to the SWR are indirect and the program assigns the correct address of the SWR at "initial start". See Section 2.4.2 for the selection of operating conditions.

To change the software SWR. while the program is running, type "control G". Each time the SWR. is to be tested the program will check to see if the software SWR is selected, and the program is not running in auto mode of RXDP/ACT11. If both conditions exist then the program checks for the CTRL G in the keyboard buffer. If the CTRL G is there the contents of the software SWR. are printed and a "new =" is asked for. The operator may now type in the new switch register contents, terminated by a carriage return (CR), or if he doesn't want to change the SWR. just terminate with the (CR). Note see the character restrictions below.

When the program detects the (CR) it will replace the contents of the software SWR., if a new one has been typed in, and return to the flow of the program.

NOTE

Character restrictions for changing the software SWR.

1. Only octal numbers 0 - 7 are accepted. Any other character typed will be printed as a ? and the whole SWR must be retyped.
2. To wipe out a "new" contents just typed in, type CTRL U. Now a new contents can be retyped.
3. Only 6 octal characters will be put into the SWR. If more than 6 characters are typed in only the last 6 will be put into the SWR.

2.3.4 Test Parameter Selection ("DTESTP" Loc. 1212)

The drive and test delection must be made before the program starts. Location "DTESTP" (Loc. 1212) is where the bits are set to tell the program what drives are wanted and what tests to run as indicated below. When the program starts it will print out the conditions under which it is running.

Bit 15 (1) Select Drive Unit 1
Bit 14 (1) Select Drive Unit 0

NOTE

If neither of the above bits are set to a 1, then the program expects both drives to be ready for operation (power on, diskettes inserted, and doors closed).

Then set the test selection in bits 4,3,2,1, and 0 as follows:

"DTESTP" BITS	15	14	13----5	4	3	2	1	0
	U1	U0	NOT USED		TESTS			

BITS 4	3	2	1	0	TESTS
0	0	0	0	0	(IF NO TEST SELECTED DEFAULTS TO TEST 1)
0	0	0	0	1	TEST 1
0	0	0	1	0	TEST 2
0	0	0	1	1	TEST 3
0	0	1	0	0	TEST 4
0	0	1	0	1	TEST 5
0	0	1	1	0	TEST 6
0	0	1	1	1	TEST 7
0	1	0	0	0	TEST 10
0	1	0	0	1	TEST 11
0	1	0	1	0	TEST 12
0	1	0	1	1	TEST 13
0	1	1	0	0	TEST 14
0	1	1	0	1	TEST 15
0	1	1	1	0	TEST 16
0	1	1	1	1	TEST 17
1	0	0	0	0	TEST 20
1	0	0	0	1	TEST 21
1	0	0	1	0	TEST 22
1	0	0	1	1	TEST 23
1	0	1	0	0	TEST 24
1	0	1	0	1	TEST 25
1	0	1	1	0	TEST 26

NOTE

Selection of tests 27 through 37 will cause the message "illegal test" to be printed.

NOTE

When a specified test is selected the program will start at that test and then run through all the following tests until it completes test 26, indicated by the EOP type out. Then it will go back to the test selected and start the next pass. (i.e. If test 24 is selected the program will run test 24, 25, and 26, then go back to test 24.)

An expanded definition of the tests is in section 2.5

2.3.4.1 Prerequisite Of Tests: - The following tests must be run in order, as one test sets up for the next test.

Test 6 before tests 7 and test 10
Test 14 before test 15 and test 16
Test 16 before test 17
Test 21 before test 22 and test 23

See section 2.5 under the above tests for explanation

2.4 Operator Action To Run The Program

2.4.1 Starting the Program

Depending upon the starting address selected the program will do the following:

SA200 (Initial Start)

The selection of hardware or software switch register is made then the program will type its identification number, the test parameters selected in location "DTESTP", and tracks and sectors being tested. The program then proceeds to run under those conditions.

SA202 (Restart)

The program will type out the test parameters selected by the previous initial start, prints the diskette address limits, and starts running the tests. The only operator action required is to set the operating conditions as defined in Section 2.4.2, after depressing the "LOAD ADRS" switch and before depressing the start switch.

2.4.2 Operating Conditions

After the test selection has been made press the "CONT" switch. The program will then ask for operating conditions. Switches 0 and 8 through 15 are used as indicated below. Once they are set up again depress the "CONT" switch. The program is now running under the selected conditions.

SW15-SW0 (1) - Select Software Switch Register

NOTE

If there is a hardware switch register, and the operator wants the software switch register, put all switches up (1) before starting the program at the initial start address.

SW15 (1) - Halt on Error

The program halts on detecting an error, after printing the error message. Pressing "CONT" restores the normal operation of the program.

SW14 (1) Halt at End of Pass

At "end of pass" the program types a bell then an EOP indicator.

"D" means no errors during the pass
"--" means had errors during the pass

If SW14 is set the program will halt. If SW14 is off the program goes back to the test selected and recycles through to the last test, at which time another EOP indicator is printed. If the program halts due to SW14 then press "CONT" will restore the normal flow of the program. If it halts at the end of a pass it will type out the number of passes completed.

SW13 (1) - Inhibit Error Typeout

At the detection of an error if SW13 is set no error print out will occur. If SW13 is off the error information is printed as described in section 3.0 error detection.

SW12 (1) - Loop on Test

At the completion of a test the program checks SW12. If set the program will go back to the beginning of that test and rerun it. This produces a scope loop on a particular test. The program will stay in this test until:

1. Halt on end of test switch is set
2. Loop on test switch is turned off

At which time the program will go on to the next test.

NOTE

If SW12 is set and no test specified (0) the program will loop on test 1.

NOTE

To loop on a test that requires a previous test to be run first (Section 2.3.4), select the prerequisite test and set the "HALT AT END OF TEST" switch. Start the program and when it halts, select the desired test and set the "LOOP ON TEST" switch. The program will now stay in that test.

SW11 (1) - Lock on Error

In some tests errors can occur in several places throughout the test. When the error has been reported the program sets a PC flag to indicate where the error occurred. If SW11 is set the program goes back to the beginning of the test running, and goes through the test until:

1. It finds a different error in an earlier part of the test in which case it will lock onto that error.
2. It detects the PC flag indicating this is where the error occurred. It then goes back to the beginning of the test again.

This loop will continue until halt on error switch is set or the lock on error switch is turned off.

SW10 (1) - Halt at End of Test

When set it will halt the program at the end of the test presently running.

SW 9 - Limit Data Error Print Outs

- (0) - When off only the first 10 data byte errors will be printed on a read check test, for each sector. Any more errors will be tabulated but not printed. An error on a different sector will allow 10 more data byte errors to be printed.
- (1) - When set all data byte errors for all sectors will be printed on an error.

SW 8 (1) - Inhibit Recalibration

No recalibration of the drives will occur upon the detection of a seek error if this switch is set.

SW 0 (1) - Inhibit Bell at Error

If SW0 is off the error routine will ring the teleprinter bell at each error detected. With SW0 set no bell will ring.

2.5 Test Definitions

2.5.1 Pretest - Initialize [Key] Part I

Each time the program is started, by either starting address, it runs through a pretest.

Key initialize should set the done flag because any initialization of the RX01 microprocessor is an implied [read sector] of track 1 sector 1. Therefore any error, except parity, that may occur from a normal [read sector] command may occur during an initialize, causing the error flag to set.

Pretest insures that:

1. Done is set
2. Error flag is cleared
3. TR flag is cleared
4. Init done is set

2.5.2 Test 1 - RXCS Test Part I / Interrupt Test Part I

The purpose of this test is to verify that writing all RXCS writable bits to a 0 are not written to a 1.

The program writes the RXCS = 0

No interrupts should occur

The RXCS should remain unchanged = 40 (done)

The RXDB should = 0

2.5.3 Test 2 - Interrupt Test Part II / Vector Address Verification

The purpose of this test is to verify that writing the RXCS interrupt enable bit (bit 6) to a 1, does indeed write it to a 1, therefore because done is set an interrupt should occur (the PDP 11 priority is 0)

2.5.4 Test 3 - Interrupt Test Part III / Priority Level Test Part I

The purpose of this test is to verify the priority of the interrupt request line. The program sets the PDP-11 priority to 4

An RX01 interrupt should occur on priority level 5

If no interrupt occurs then the priority level of the RX11 is not 5, but maybe levels 4,3,2,or 1

2.5.5 Test 4 - Interrupt Test Part IV / Priority Test Part II

The purpose of this test is to verify the priority of the RX11 interrupt request line. The program sets the PDP-11 priority to 5.

No interrupt should occur. If an interrupt does occur then the priority level of the RX11 is not level 5, but maybe level 6, or 7.

2.5.6 Test 5 - Init [Programmed] B / Read Status

The purpose of this test is to verify that setting the RX11 bit 14 causes a RX01 programmed subsystem initialize.

The RXCS should = 40 (done)

The RXDB should = 4, or 104, or 204, or 304

Test 5 cont'd - RXCS test part II / RST

The purpose of this test is to verify the read status command (Function #12),, and that done bit is cleared by the function.

2.5.7 Test 6 - Fill Buffer Transfer Length Test

The purpose of this test is to verify the transfer length of the function "fill buffer" of the RX01 microcontroller

NOTE

This test loads the sector buffer for test 7 and 10, and must be run previous to them.

2.5.8 Test 7 - Empty Buffer Transfer Length and Content Verification Part I

The purpose of this test is to verify the transfer length of the function "empty buffer" and to verify the contents of the sector buffer.

2.5.9 Test 10 - Empty Buffer Transfer Length and Content Verification Part II

The purpose of this test is to verify the previous empty buffer test did not empty and destroy the contents of the sector buffer.

2.5.10 Test 11 - Fill / Empty Buffer With All 0's

During the empty buffer function this test verifies that all 0's are in fact in the sector buffer.

2.5.11 Test 12 - Fill / Empty Buffer With All 1's

During the empty buffer function this test verifies that all 1's are in fact in the sector buffer.

2.5.12 Test 13 - Drive Ready Verification

Tests that the drive ready (RDY) bit will set for all selected drives. The RDY bit will be set after a read status function directed to the selected drive.

2.5.13 Test 14 - Error Flag and B-Code Verification Part I

The purpose of this test is to verify that trying to read a non-existent sector will cause an error and the correct error code will be put into the RXDB when the status B is read.

NOTE

This test checks for parity error on the read status B function, the next two tests (T15 & T16) do not. This test must be run before tests 15 & 16.

2.5.14 Test 15 - Error Flag and B-Code Verification Part II

This test verifies that trying to write deleted data on an illegal sector will produce an error and the correct B-code is produced. The deleted data bit should be set after this test.

2.5.15 Test 16 - Error Flag and B-Code Verification Part III

Verifies that a write function to a nonexistent sector will produce an error and the correct B-code is produced. The deleted data bit will also be cleared.

NOTE

Test 16 must be run before test 17 as test 16 clears the deleted data bit and test 17 tests that it is cleared.

2.5.16 Test 17 - Illegal Track Error Verification

This test verifies that if a track address larger than 114(octal) is accessed, an error condition will occur, and the B-code will = 40. It also expects the deleted data bit to be cleared.

2.5.17 Test 20 - Seek Verification Via Read Function

This test does a read function on the selected tracks testing for seek errors on various sections of the diskette.

2.5.18 Test 21 - Write Test

The purpose of this test is to write all ones on sector 1, track 1, and to verify that the data in the sector buffer is not changed.

NOTE

This test must be run before tests 22 & 23 as they check for data written on track 1 sector 1.

2.5.19 Test 22 - Initialize Implied Read

After previously writing data on track 1 sector 1, this test changes the contents of the sector buffer and does a programmed initialize. At the end of an init. (recal.) the sector buffer must contain the data from track 1 sector 1.

NOTE

Unit 0 must be on-line for this test to work.

2.5.20 Test 23 - Read Test

This test verifies that a read function does infact load the sector buffer with data read from the selected address.

2.5.21 Test 24 - Data Transfer and Verification

The purpose of this test is to write then read and check data on all sectors of the selected tracks. The test alternates between drives, if both drives are selected, before changing tracks. The data pattern used is a floating 0 pattern.

2.5.22 Test 25 - Data Verification Via Deleted Data Mode.

This test is the same as Test 24 except it checks for deleted data indicators and uses a data pattern of floating 1.

2.5.23 Test 26 - Head "Home" Test

This test checks for the "home found before the desired track was reached" error code. The head is moved out 10 tracks then decremented back to track 0. It tests all selected drives, and uses a data pattern of random data.

3.0 ERRORS

Pretest and tests 1 - 17, and tests 21 - 23 handle errors as indicated in Section 3.1. For the most part these tests do not rely on an interrupt to indicate the function is completed. Whereas the other tests (tests 20, and 24 - 26) do read, write and read check functions over the selected track, sectors, and drives. These require the interrupt service and error detection that was used in the data reliability test. This is described in Section 3.3.

NOTE

If loop on error switch is up then the program will loop on the shortest set of instructions that will keep it in the failing loop. Otherwise after reporting the error the program will continue running through the remaining addresses and tests.

3.1 Error Heading For Tests 1 - 17, And 21 - 23 Plus Pretest.

The error heading is as follows:

ERADR FAST FAPT [BLANK] GOOD BAD

Under each column the error routine prints pertinent information.

ERADR = Error address
Address of the error trap instruction where the error was detected.

FAST = First address of selected test
Address of the test selected and running

FAPT = First address of present test
Address of the test or subtest presently running, or address of the scope loop.

[BLANK]
Additional general information supplied by some tests on an error.

GOOD = Expected results of the test
Test results of what should have happened if there was no error.

BAD = Actual test results
The data that was received from the RX01, that caused the error.

PASS = Number of passes made up to this error

3.2 Error Output Per Test

The following are the types of print outs under the columns [blank], good, and bad for the various tests, using this error format.

TEST (SECTION)	[BLANK] (R2)	GOOD (R0)	BAD (R1)
PRETEST (1)	N/A	40	(RX(S)
PRETEST (2)	(RX(S) INCL.DD BIT	4 OR 204	(RX(S) NO DD BIT
TEST 1 (1)	N/A	40	(RX(S)
TEST 1 (2)	N/A	0	(RX(S)
TEST 1 (3)	(KRXVEC)	N/A	N/A
TEST 2 (1)	(KRXVEC)	N/A	N/A
TEST 2 (2)	(KRXVEC)	140	(RX(S)
TEST 2 (3)	(KRXVEC)	40	(RX(S)
TEST 2 (4)	(KRXVEC)	40	(RX(S)
TEST 2 (5)	(KRXVEC)	40	(RX(S)
TEST 3 (1)	(KRXVEC)	N/A	N/A
TEST 4 (1)	(KRXVEC)	N/A	N/A
TEST 5 (1)	N/A	40	(RX(S)
TEST 5 (2)	(RXDB) INCL.DD BIT	4 OR 204	(RXDB) NO DD BIT
TEST 5 (3)	N/A	0	(RX(S)
TEST 5 (4)	N/A	40	(RX(S)
TEST 5 (5)	(RX(S) INCL.DD BIT	200	(RX(S) NO DD BIT
TEST 6 (1)	NO. OF XFERS	N/A	N/A
TEST 7 (1)	NO. OF XFERS	EXPEC. DATA	ACTUAL DATA

TEST	10 (1)	NO. OF XFERS	EXPEC. DATA	ACTUAL DATA
TEST 11&12 (1)		[USES TEST 6 & 7 TO FILL / EMPTY BUFFER]		
TEST 13 (1)	(RXDB)	200	(RXDB) NO DD BIT	
TEST 13 (2)	(RXDB)	200	(RXDB) NO DD BIT	
TEST 14 (1)	NO. OF TR'S	100040	(RXCS)	
TEST 14 (2)	(RXDB)	0	(RXDB) NO DD BIT	
TEST 14 (3)	(RXDB)	40	(RXCS)	
TEST 14 (4)	N/A	70	(RXDB) ERROR CODE	
TEST 15 (1)	NO. OF TR'S	100040	(RXCS)	
TEST 15 (2)	N/A	100	(RXDB)	
TEST 15 (3)	N/A	70	(RXDB) ERROR CODE	
TEST 16 (1)	NO. OF TR'S	100040	(RXCS)	
TEST 16 (2)	N/A	0	(RXDB)	
TEST 16 (3)	N/A	70	(RXDB) ERROR CODE	
TEST 17 (1A)	(RXDB)	0	(RXCS)	
TEST 17 (1B)	N/A	100040	(RXCS)	
TEST 17 (2)	N/A	0	(RXDB)	
TEST 17 (3)	(RXDB)	40	(RXCS)	
TEST 17 (4)	N/A	40	(RXDB) ERROR CODE	
TEST 21 (1)	(RXES) STATUS A	NO. OF BYTE	(RXDB) STATUS B	
TEST 21 (2)		[USES TEST 7 TO EMPTY BUFFER]		
TEST 22		[USES TEST 6 & 7 TO FILL AND EMPTY BUFFER]		
TEST 23		[USES TEST 6 & 21 TO FILL AND CHECK BUFFER]		

3.3 Error Heading For Tests 20, 24 - 26

As previously stated these tests access all the selected sectors, tracks, and drives, and rely on the interrupt service routine to indicate that a function is completed or an error occurred. All errors, with the exceptions where noted, will type as its first or second line of the message "error conditions test PC = XXXX PASS = x". The test PC number is the starting address of the test running, and the pass number is the number of passes made up to the error.

On most errors the program will type out the contents of "Status A" and "Status B".

Status A is the contents of the RXES (error and status register) at the time the error was detected. It shows the CRC, PAR, etc. errors.

Status B is the "definitive error codes" that the RX01 detected, that may have caused the error condition. These error codes are defined in Section 3.3.4

There are three categories of errors as listed and described below.

3.3.1 No Error Flag Errors

These are errors that can occur but the error flag in the RXCS will not be set.

1. Unexpected or missing deleted data bit

This error results when the program expects and doesn't see the DD bit ("D D mark missing"), or doesn't expect and finds the deleted data bit set ("unexpected D D mark"). The program will type out at what diskette address this occurred then continue testing.

NOTE

See Section 3.3.3 for other causes of this error.

2. Data no status error

This error occurs during a read check when the data read does not match the data in the memory data buffer, and there was no CRC error indicated. This means that the data was probably read off the diskette correctly but the transfer between the sector buffer and the RXDB in the RX11 produced bad data.

The error message will include the diskette address, "byte" number in the sector, the data read from the sector buffer "bad", and the expected data from the memory buffer "good".

Byte # Bad Good
(The data patterns are formatted as shown)

0	(Track address; bits 6 - 0)
1	(Unit number bit 7)
	(Sector address bits 4 - 0)

Bytes 2 - 125 contain the selected data pattern.

126	(The sum of all bytes 0 - 125)
127	(The negative of 2 times byte 125)

The program detects a checksum error by summing all the data read from the sector buffer and comparing that sum to 0.

At the end of the data error typeout the program prints if the checksum accumulated was "good" or "bad". If bytes 0 or 1 have data errors the operator must check the results of the checksum. If it is also bad, then there was a true data error. If the checksum was good, then it might be that the head is not over the track expected, and there is a positioning error.

If switch 9 is down then only 10 data errors will be printed, and at the end of the sector the "total read check errors =" will be typed. If switch 9 is up then all the data errors for that sector will be typed out.

3. Power failure

The program tests for two types of power failure, total system power loss, and RX11 power loss resulting in a recalibration of the drives.

The total system power failure is detected by "SYSMAC" subroutine ".SPOWER". When the power is detected to be going down, the registers are saved. When the power comes back up the registers are restored and the message "power" is printed. The program then restarts.

Loss of power in the RX11 causes a recalibration of all drives. When this happens the "init done" bit is set in the RXES register along with the normal done flag. At each interrupt the program tests for the init done bit. If it is found set, the function was not completed and a power loss must have been detected. When this happens the program types out "RX11 Power" and restarts. The error heading is not typed on this error.

4. Unknown interrupt

If an interrupt occurs through the RX11 interrupt vector address and none of the status bits are set (done, error, etc.) the program will type "unknown interrupt" and return back to the program to continue the function. The error heading is not printed.

5. No interrupt at done

The program expects an interrupt at done on the functions of these tests. If an interrupt does not occur at done time then the program will type out "no interrupt at done error" then go into the interrupt service routine as if an interrupt did occur. At this point other errors may be printed if any are detected.

3.3.2 Error Flag Errors

These errors are detected as the results of the error bit being set in the RXCS at an interrupt.

1. Parity error

A parity error results from an incorrect transfer of a command word from the RX11 interface to the RX01 micro-processor controller. The program will type out the contents of the command status register (RXCS) showing the function that failed, the address of the error, contents of status A (RXES) with the parity bit set, contents of status B (RXDB) with the definitive error code of 210 set. Then a "read, write, fill buffer or empty buffer parity error" will be printed. If a parity error occurs on a "read definitive error code" function, then the contents of the RXCS and "parity error" will be typed out.

2. CRC errors

On all data transfers between the sector buffer and the diskette, a CRC word is generated and checked. If an error is detected by the micro-processor in this CRC word then a CRC error is generated. The program again types out the contents of the registers (RXCS contains function, status A with "CRC ERR" bit set, status B with an error code of 200). Then if it is a read only function, or a read check function and there were data errors it will type out "data CRC errors" then print the bad bytes if any. If it was a read check function and there were no data errors it will print "CRC error no data error".

3. Seek errors

Any error that produces a definitive error code but does not set an error bit in status A (RXDB at end of function) is labeled a seek error. See Section 3.3.4 for error codes and meanings. The same information is printed for these errors as in parity, or CRC errors, except it states that it is a "write or read seek error". If switch 8 is down then at each seek error found the program does an initialize of the RX01 so it will recalibrate to a known (home) position. The program then goes on to the next sector or track and continues testing, if the loop on error switch is off. (See Section 3.3.3. for errors caused by previous errors.) If the loop on error switch is up it will retry the function at the same address. If switch 8 is up then no "initialize" is done and the program looks at the other switches for operating conditions. Seek errors also print the track address that the head moved from at the time of the error.

4. Error flag error

If the error flag is not set in the RXCS and an error bit is set in status A or an error code is set in status B then there was an error but the error flag was not set. The message "error flag error" is printed then the program continues to type out the type of error.

3.3.3 Errors Resulting From Previous Errors

If there is a "write seek error" the program will go on to the next address without writing on the address where the error occurred. (Unless the loop on error switch 11 is up and the seek error is recovered.) If the write function is followed by a read check function and the read does not have a seek error at the same address, then there may be data errors, or unexpected or missing deleted data bit errors resulting from no data being written on that address by the previous write function.

3.3.4 Definitive Error Codes

The RX01 micro-processor has defined the error codes and meanings which are available to the program by issuing command #7 "read definitive error code"

The following are the codes and their meanings:

- 10 - Drive 0 failed to see home from initialize
- 20 - Drive 1 failed to see home from initialize
- 30 - Home found when stepping out 10 tracks for init.
- 40 - Tried to access a track greater than 76
- 50 - Home found before desired track was reached
- 60 - Self diagnostic error
- 70 - Desired sector not found after sampling 52 headers
- 100 - Write protect error
- 110 - More than 40 us and no sep clock detected
- 120 - A preamble could not be found
- 130 - Preamble found but no ID mark found in time
- 140 - CRC error on a header, no error flag
- 150 - Good header (no CRC error) but track compare error
- 160 - ID address mark not found in time
- 170 - Data mark not found in time
- 200 - Data CRC error
- 210 - Parity errors

3.4 Program Hung

If there is no response from the RX11 while waiting for the transfer request (TR) flag or the done flag, the program will type "device test hung @ PC" (only if SW13 is off) and then go on to the next test, or the beginning of the present test.

4.0 HALTS

The only halts in the program are the selectable halts (EOP, EOT, at error), the illegal vector halts, and the illegal test selection halt.

NOTE

One additional 'halt' exists in the program. It occurs when the user has loaded his program via the 'RXDP' monitor (on unit 0) and also requires testing of unit 0. A prompt message is typed reminding the user to replace his load medium with a scratch diskette before going on. The program will wait for the 'continue' switch to be depressed.

5.0 FLOW CHARTS

84 BASIC DEFINITIONS
253 TEST SELECTION VIA SWITCH REGISTER
273 OPERATIONAL SWITCH REGISTER POSITIONS
299 RXCS (RX COMMAND STATUS REGISTER)
350 RXDB (RX DATA BUFFER REGISTER)
402 START AND RESTART ADDRESSES
424 GET VALUE FOR SOFTWARE SWITCH REGISTER
535 PRETEST - INITIALIZE [KEY] PART I
908 TEST 1 - RXCS TEST PART I / INTERRUPT TEST PART I
1070 TEST 2 - INTERRUPT TEST PART II / VECTOR ADDRESS VERIFICATION
1308 TEST 3 - INTERRUPT TEST PART III / PRIORITY LEVEL VERIFICATION PART I
1366 TEST 4 - INTERRUPT TEST PART IV / PRIORITY VERIFICATION PART II
1426 TEST 5 - INIT [PROGRAMMED] / RST
1612 TEST 6 - FILL BUFFER TRANSFER LENGTH VERIFICATION
1713 TEST 10 - EMPTY BUFFER XFER LENGTH AND CONTENT VERIFICATION PART II
1721 TEST 7 - EMPTY BUFFER XFER LENGTH AND CONTENT VERIFICATION PART I
1802 TEST 12 - FILL/EMPTY BUFFER ALL 1'S
1809 TEST 11 - FILL/EMPTY BUFFER ALL 0'S
1821 TEST 13 DRIVE READY VERIFICATION
1901 TEST 14 - ERROR FLAG AND B-CODE VERIFICATION PART I
2036 TEST 15 - ERROR FLAG AND B-CODE VERIFICATION PART II
2089 TEST 16 - ERROR FLAG AND B-CODE VERIFICATION PART III
2172 TEST 17 - ILLEGAL TRACK ERROR VERIFICATION
2277 TEST 20 - SEEK VERIFICATION VIA READ FUNCTION
2315 TEST 21 - WRITE TEST
2384 TEST 22 - INITIALIZE IMPLIED READ
2406 TEST 23 - READ TEST
2421 TEST 24 - DATA TRANSFER AND VERIFICATION
2435 TEST 25 - DATA TRANSFER AND VERIFICATION VIA DELETED DATA MODE
2443 TEST 26 - HEAD "HOME" TEST
2511 " ERROR " TRAP SERVICE ROUTINE
2586 " SCOPE " TRAP SERVICE ROUTINE
2703 DRIVE TEST SELECTION
2750 WRITE FUNCTION
2889 READ DATA FROM THE DISKETTE
3020 READ AND VERIFY DATA
3160 INTERRUPT SERVICE
3269 PATTERN GENERATOR
3412 UNIT SELECTION
3455 TRACK SEQUENCE SELECTION
3547 SECTOR SELECTION
3580 TYPE ROUTINE
3668 BINARY TO OCTAL (ASCII) AND TYPE
3745 SAVE AND RESTORE R0-R5 ROUTINES
3790 TTY INPUT ROUTINE
3937 TRAP DECODER
3960 TRAP TABLE
3981 POWER DOWN AND UP ROUTINES
4026 SINGLE LENGTH BINARY TO DECIMAL ASCIZ ROUTINE
4044 DOUBLE LENGTH BINARY TO DECIMAL ASCII CONVERT ROUTINE
4136 MESSAGES

1
2
3
4
5
6
7
8 .TITLE CZRXBFO RX11 INTERFACE TEST
9 :*COPYRIGHT (C) MAY 8, 1979
10 :*DIGITAL EQUIPMENT CORP.
11 :*MAYNARD, MASS. 01754
12 :*
13 :*PROGRAM BY D. ADAMS/B. BURGESS/MIKE PAGE
14 :*
15 :*THIS PROGRAM WAS ASSEMBLED USING THE PDP-11 MAINDEC SYSMAC
16 :*PACKAGE (MAINDEC-11-DZQAC-C3), JAN 19, 1977.
17 :*
18 000001
19 160000 \$TN=1
20 \$SWR=160000 ;;;HALT ON ERROR, LOOP ON TEST, INHIBIT ERROR TYPOUT
21
22
23 :COPYRIGHT (C) 1975,1976
24 :THIS SOFTWARE IS FURNISHED UNDER LICENCE FOR USE ONLY
25 :ON A SINGLE COMPUTER SYSTEM AND MAY BE COPIED ONLY WITH
26 :THE INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS
27 :SOFTWARE, OR ANY OTHER COPIES THEREOF, MAY NOT BE PROVIDED
28 :OR OTHERWISE MADE AVAILABLE TO ANY OTHER PERSON
29 :EXCEPT FOR USE ON SUCH SYSTEM, AND TO ONE WHO AGREES TO
30 :THESE LICENCE TERMS. TITLE TO OWNERSHIP OF THE
31 :SOFTWARE SHALL AT ALL TIMES REMAIN IN DEC.
32
33 :THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE
34 :WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT
35 :BY DIGITAL EQUIPMENT CORPORATION.
36
37 :DEC ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY
38 :OF ITS SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DEC.
39

40
41 :MODIFIED TO REV. D BY B. BURGESS NOV. 10, 1975 AS FOLLOWS:
42
43 :A) ADDED CAPABILITY OF VARIABLE DEVICE 'BR' LEVEL. ALL RELEVANT TESTS
44 :CALCULATE 'CPU' LEVEL BASED ON CURRENT CONTENTS OF LOCATION 'BRLEV:'.
45 :DEFAULT 'BR' LEVEL, FOR THE DEVICE, SET BY THE PROGRAM IS 5. ANY OTHER
46 : 'BR' LEVEL (E.G. 6) WOULD HAVE TO BE PATCHED INTO LOCATION 'BRLEV:'
47 :BEFORE RUNNING THE PROGRAM.
48
49 :B) ADDED TWO (2) ROUTINES TO HANDLE 'UNEXPECTED' BUS TIMEOUT AND
50 :RESERVED INSTRUCTION TRAPS (TRAPS TO VECTORS 4 & 10, RESPECTIVELY).
51 :BOTH ROUTINES WILL INDICATE WHICH TRAP OCCURRED, THE 'PC' LOCATION
52 :OF WHERE THE TRAP OCCURRED, AND ATTEMPT TO RESTART THE PROGRAM.
53
54 :C) ADDED CODE TO FAILSAFE UNIT 0 UNDERGOING TESTING IF PROGRAM WAS
55 :LOADED VIA UNIT 0 USING 'RXDP' MONITOR AND USER STARTED RUNNING
56 :THE PROGRAM WITHOUT HAVING REPLACED HIS LOAD MEDIUM WITH A 'SCRATCH'
57 :DISKETTE.
58
59 :D) ADDED MESSAGES TO INDICATE TO USER WHEN HE HAS SELECTED TRACK AND/OR
60 :SECTOR LIMITS 'OUT OF RANGE' AND CORRESPONDING DEFAULT LIMITS WHEN
61 :THIS CONDITION ARISES
62
63 :E) MODIFIED TESTS 1 THRU 4 TO CORRECTLY PRINT OUT THE CONTENTS OF
64 : 'KRXVEC' (LOCATION HOLDING THE DEVICE VECTOR) AS 264 INSTEAD OF 270.
65
66 :F) MODIFIED TEST 2 TO HANDLE A 'LOCKED IN INTERRUPT STATE' CONDITION
67 :ARISING WHEN 'INTERRUPT ENABLE' AND 'DONE' ARE BOTH QUALIFIED AND
68 :THE 'REQUEST INTERRUPT' FLOP NEVER GETS CLEARED.
69
70 :G) ADDED EXTENSIVE MAINTENANCE INFORMATION BASED ON FAULT INSERTION
71 :RESULTS. INFORMATION IS KEYED TO THE 'ERROR' REPORT WITHIN A
72 :TEST. INFORMATION PROVIDED SHOULD BE SELF-EXPLANATORY BUT SHOULD
73 :NOT BE MISCONSTRUED AS BEING ALL ENCOMPASSING DUE TO HUMAN ERRORS
74 :IN STATISTICS GATHERING, INABILITY TO FAULT INSERT SOME CHIPS, AS
75 :WELL AS ONLY TWO (2) MODULES ABLE TO BE FAULT INSERTED I.E. -
76 :M7846 (UNIBUS INTERFACE) AND M7727 (READ/WRITE CONTROL).
77
78 :H) ADDED FLOW CHARTS
79

80
81 .SBTTL BASIC DEFINITIONS
82
83 001200 ;*INITIAL ADDRESS OF THE STACK POINTER *** 1200 ***
84 STACK= 1200
85 .EQUIV EMT,ERROR ;;BASIC DEFINITION OF ERROR CALL
86 .EQUIV IOT,SCOPE ;;BASIC DEFINITION OF SCOPE CALL
87
88 ;*MISCELLANEOUS DEFINITIONS
89 000011 HT= 11 ;CODE FOR HORIZONTAL TAB
90 000012 LF= 12 ;CODE FOR LINE FEED
91 000015 CR= 15 ;CODE FOR CARRIAGE RETURN
92 000200 CRLF= 200 ;CODE FOR CARRIAGE RETURN-LINE FEED
93 177776 PS= 177776 ;PROCESSOR STATUS WORD
94 .EQUIV PS,PSW
95 177774 STKLM= 177774 ;STACK LIMIT REGISTER
96 177772 PIRQ= 177772 ;PROGRAM INTERRUPT REQUEST REGISTER
97 177570 DSWR= 177570 ;HARDWARE SWITCH REGISTER
98 177570 DDISP= 177570 ;HARDWARE DISPLAY REGISTER
99
100 ;*GENERAL PURPOSE REGISTER DEFINITIONS
101 000000 R0= %0 ;GENERAL REGISTER
102 000001 R1= %1 ;GENERAL REGISTER
103 000002 R2= %2 ;GENERAL REGISTER
104 000003 R3= %3 ;GENERAL REGISTER
105 000004 R4= %4 ;GENERAL REGISTER
106 000005 R5= %5 ;GENERAL REGISTER
107 000006 R6= %6 ;GENERAL REGISTER
108 000007 R7= %7 ;GENERAL REGISTER
109 000006 SP= %6 ;STACK POINTER
110 000007 PC= %7 ;PROGRAM COUNTER
111
112 ;*PRIORITY LEVEL DEFINITIONS
113 000000 PR0= 0 ;PRIORITY LEVEL 0
114 000040 PR1= 40 ;PRIORITY LEVEL 1
115 000100 PR2= 100 ;PRIORITY LEVEL 2
116 000140 PR3= 140 ;PRIORITY LEVEL 3
117 000200 PR4= 200 ;PRIORITY LEVEL 4
118 000240 PR5= 240 ;PRIORITY LEVEL 5
119 000300 PR6= 300 ;PRIORITY LEVEL 6
120 000340 PR7= 340 ;PRIORITY LEVEL 7
121
122 ;*'"SWITCH REGISTER" SWITCH DEFINITIONS
123 100000 SW15= 100000
124 040000 SW14= 40000
125 020000 SW13= 20000
126 010000 SW12= 10000
127 004000 SW11= 4000
128 002000 SW10= 2000
129 001000 SW09= 1000
130 000400 SW08= 400
131 000200 SW07= 200
132 000100 SW06= 100
133 000040 SW05= 40
134 000020 SW04= 20
135 000010 SW03= 10

136 000004 SW02= 4
137 000002 SW01= 2
138 000001 SW00= 1
139 .EQUIV SW09,SW9
140 .EQUIV SW08,SW8
141 .EQUIV SW07,SW7
142 .EQUIV SW06,SW6
143 .EQUIV SW05,SW5
144 .EQUIV SW04,SW4
145 .EQUIV SW03,SW3
146 .EQUIV SW02,SW2
147 .EQUIV SW01,SW1
148 .EQUIV SW00,SW0
149
150 :*DATA BIT DEFINITIONS (BIT00 TO BIT15)
151 100000 BIT15= 100000
152 040000 BIT14= 40000
153 020000 BIT13= 20000
154 010000 BIT12= 10000
155 004000 BIT11= 4000
156 002000 BIT10= 2000
157 001000 BIT09= 1000
158 000400 BIT08= 400
159 000200 BIT07= 200
160 000100 BIT06= 100
161 000040 BIT05= 40
162 000020 BIT04= 20
163 000010 BIT03= 10
164 000004 BIT02= 4
165 000002 BIT01= 2
166 000001 BIT00= 1
167 .EQUIV BIT09,BIT9
168 .EQUIV BIT08,BIT8
169 .EQUIV BIT07,BIT7
170 .EQUIV BIT06,BIT6
171 .EQUIV BIT05,BIT5
172 .EQUIV BIT04,BIT4
173 .EQUIV BIT03,BIT3
174 .EQUIV BIT02,BIT2
175 .EQUIV BIT01,BIT1
176 .EQUIV BIT00,BIT0
177
178 :*BASIC "CPU" TRAP VECTOR ADDRESSES
179 000004 ERRVEC= 4 ;TIME OUT AND OTHER ERRORS
180 000010 RESVEC= 10 ;RESERVED AND ILLEGAL INSTRUCTIONS
181 000014 TBITVEC=14 ;"T" BIT
182 000014 TRTVEC= 14 ;TRACE TRAP
183 000014 BPTVEC= 14 ;BREAKPOINT TRAP (BPT)
184 000020 IOTVEC= 20 ;INPUT/OUTPUT TRAP (IOT) **SCOPE**
185 000024 PWRVEC= 24 ;POWER FAIL
186 000030 EMTVEC= 30 ;EMULATOR TRAP (EMT) **ERROR**
187 000034 TRAPVEC=34 ;"TRAP" TRAP
188 000060 TKVEC= 60 ;TTY KEYBOARD VECTOR
189 000064 TPVEC= 64 ;TTY PRINTER VECTOR
190 000240 PIRQVEC=240 ;PROGRAM INTERRUPT REQUEST VECTOR
191

192
193 ;SPECIAL EQUATES
194
195
196
197 000017 RDER =17 ; READ B CODE
198 000040 DONEBIT =40
199 000101 FBIE =101 ; IE+FILL BUFFER
200 000103 EBIE =103 ; IE+EMPTY BUFFER
201 000105 WRTIE =105 ; IE+WRITE SECTOR
202 000107 RDIE =107 ; IE+READ SECTOR
203 000115 WTDDIE =115 ; IE+WRITE DD SECTOR
204 040001 RECAL =40001
205 000000 OPEN =0
206
207 000000 .=0
208 000000 000000 .WORD 0,0
209
210 000004 .=4
211 000004 006156 .WORD BUSERR ;UNEXPECTED TIMEOUT TRAP PC
212 000006 000340 .WORD PR7 ;UNEXPECTED TIMEOUT TRAP PS
213 000010 006202 .WORD RESERR ;UNEXPECTED RESERVED INSTRUCTION TRAP PC
214 000012 000340 .WORD PR7 ;UNEXPECTED RESERVED INSTRUCTION TRAP PS
215
216 000020 .=20
217 000020 006524 XSCOPE
218 000022 000340 PR7
219 000024 015160 \$PWRDN
220 000026 000340 PR7
221 000030 006260 XERROR
222 000032 000340 PR7
223 000034 015074 \$TRAP
224 000036 000340 PR7 :ADDRESS OF TRAP SERVICE
225
226
227 000042 .=42
228 000042 000000 .WORD 0
229
230 000046 .=46
231 000046 002470 LOGICAL :ACT 11 EOP HOOKS
232
233
234 000052 .=52
235 000052 000000 .WORD 0
236
237 000174 .=174
238 000174 000000 DISPREG: 0
239 000176 000000 SWREG: 0
240
241
242 000200 .=200
243 000200 000401 BR 1\$
244 000202 000402 BR 2\$
245 000204 000137 001232 1\$: JMP SA200 ;OPERATOR SELECTED CONDITIONS
246 000210 000137 001222 2\$: JMP SA202 ;RESTART PROGRAM WITH PREVIOUS PARAMETERS
247

CZRXBF0 RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 J 3
BASIC DEFINITIONS PAGE 7

SEQ 0035

248
249

250 .SBTTL TEST SELECTION VIA SWITCH REGISTER
251
252 ;;;;;;;;;;;;;;;;;
253 ;;;;;;;;;;;;;;;;;
254 ;;;;;;;;;;;;;;;;;
255
256 :SET TEST AND DRIVE SELECTION IN " DTESTP " LOCATION 1212
257
258 : BIT 15 = 1 - UNIT 1 SELECTED
259 : BIT 14 = 1 - UNIT 0 SELECTED
260 : BIT 15 & BIT 14 = 0 - BOTH DRIVES MUST BE READY
261
262 : BIT 4 - BIT 0 = OCTAL NUMBER OF DESIRED STARTING TEST
263 : BIT 4 - BIT 0 = 0 - ALL TESTS WILL BE SEQUENCED THROUGH
264
265 ;;;;;;;;;;;;;;;;;
266 ;;;;;;;;;;;;;;;;;
267 ;;;;;;;;;;;;;;;;;
268
269
270 .SBTTL OPERATIONAL SWITCH REGISTER POSITIONS
271
272 ;;;;;;;;;;;;;;;;;
273 ;;;;;;;;;;;;;;;;;
274 ;;;;;;;;;;;;;;;;;
275
276 : SET OPERATING CONDITIONS IN THE SWITCH REGISTER (HARDWARE)
277 : OR SOFTWARE SWITCH REGISTER LOCATION 176
278
279 : 15 = 1 - HALT ON ERROR
280 : 14 = 1 - HALT AT END OF PASS
281 : 13 = 1 - INHIBIT ERROR TIMEOUT
282 : 12 = 1 - LOOP ON TEST
283 : 11 = 1 - LOCK ON ERROR
284 : 10 = 1 - HALT AT END OF TEST
285 : 9 = 1 - PRINT ALL DATA ERRORS
286 : 9 = 0 - PRINT ONLY FIRST 10 DATA ERRORS PER SECTOR
287 : 8 = 1 - INHIBIT RECALIBRATION ON SEEK ERRORS.
288
289 : 0 = 1 - INHIBIT < BELL > AT ERROR
290
291 : 15-0 = 1 - SELECT SOFTWARE SWITCH REGISTER
292
293 ;;;;;;;;;;;;;;;;;
294 ;;;;;;;;;;;;;;;;;
295 ;;;;;;;;;;;;;;;;;

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 9
RXCS (RX COMMAND STATUS REGISTER)

L 3
SEQ 0037

296 .SBTTL RXCS (RX COMMAND STATUS REGISTER)
297
298 001200 .=STACK
299
300 001200 000000 OD: 0 ;OD/ID = 0 UNLESS SPECIFIC TRACKS SELECTED.
301 001201 ID=OD+1
302 001202 015001 FIRST: 015001 ; FIRST = 1, LAST = 32
303 001203 LAST=FIRST+1
304
305 001204 000264 KRXVEC: 264
306
307 001206 177170 RXCS: 177170
308
309 ; RXCS: STANDARD DEVICE ADDRESS = 177170
310
311 ; TOGGLE INTO PROGRAM LOCATION " RXCS " THE RX11 DEVICE ADDRESS IF NOT = 177170
312
313 ;KEY: R - READ ONLY BIT
314 ; W - WRITE ONLY BIT
315
316 ; 15 - R - ERROR
317 ; 14 - W - INITIALIZE
318 ; 13 -
319 ; 12 -
320 ; 11 - (BITS 13-8)
321 ; 10 - (NOT USED)
322 ; 9 -
323 ; 8 -
324 ; 7 - R - TRANSFER REQUEST
325 ; 6 - R/W- INTERRUPT ENABLE
326 ; 5 - R - DONE
327 ; 4 - W - UNIT SELECT
328 ; 3 - W - FUNCTION
329 ; 2 - W - FUNCTION
330 ; 1 - W - FUNCTION
331 ; 0 - W - GO !
332
333 ; FUNCTION
334
335 ; 3 2 1 0
336
337 ; - - - GO
338
339 ; 0 + GO - FILL BUFFER
340 ; 2 + GO - EMPTY BUFFER
341 ; 4 + GO - WRITE SECTOR
342 ; 6 + GO - READ SECTOR
343 ; -
344 ; 12 + GO - READ STATUS " A "
345 ; 14 + GO - WRITE DELETED DATA
346 ; 16 + GO - READ STATUS " B " (CODES)

CZRXBF0 RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 10
M 3
RXDB (RX DATA BUFFER REGISTER)

SEQ 0038

347 .SBTTL RXDB (RX DATA BUFFER REGISTER)
348
349 001210 177172 RXDB: 177172
350
351 ; RXDB: STANDARD DEVICE ADDRESS = 177172
352
353 ; THE FOLLOWING BIT IDENTIFICATION REPRESENTS THE STATUS AT THE END OF A FUNCTION
354 ; (BUT NOT FUNCTION # 16 TO READ STATUS " B ") DISPLAYED WITHIN THE RX-DATA BUFFER.
355
356 ; (A) 7 - SELECTED DRIVE READY
357 ; 6 - DELETED DATA
358 ; 5 -
359 ; 4 -
360 ; 3 - WRITE PROTECT ERROR
361 ; (B) 2 - INITIALIZE DONE
362 ; 1 - PARITY ERROR
363 ; 0 - CRC ERROR
364
365 ; (A) - VISIBLE ONLY IF THE FUNCTION WAS # 12 READ STATUS " A "
366
367 ; (B) - INIT DONE VISIBLE IF AN INITIZLIAE [KEY] OR [PROGRAMMED] WAS ISSUED
368
369 001212 000000 DTESTP: 0
370
371 001214 000005 BRLEV: 5
372
373 ;BRLEV: STANDARD PRIORITY INTERRUPT LEVEL = 5
374
375 ;TOGGLE INTO PROGRAM LOCATION "BRLEV" THE RX11 INTERRUPT PRIORITY
376 ;LEVEL IF NOT = 5
377
378 001216 177570 SWR: .WORD DSWR
379 001220 177570 DISPLAY: .WORD DDISP
380
381 ; R0 - GOOD /EXPECTED RESULT OF TEST
382 ; R1 - EAC /ACTUAL RESULT OF TEST
383 ; R2 - BLANK /
384 ; R3 - TEST Q
385
386 ;*****
387
388 ;WORD "UNITSEL" HAS THE FOLLOWING BIT DEFINITIONS
389
390 ;BIT15 = 1 - UNIT 1 SELECTED FOR USE
391 ;BIT14 = 1 - UNIT 1 IN USE
392 ;BIT8 = 1 - THIS PASS HAD AN ERROR
393 ;BIT7 = 1 - UNIT 0 SELECTED FOR USE
394 ;BIT6 = 1 - UNIT 0 IN USE
395 ;BIT4 = UNIT SELECTION BIT
396
397 ;*****
398

399 .SBTTL START AND RESTART ADDRESSES
 400
 401 ; THE STARTING ADDRESS WAS 202
 402
 403 001222 005200 001200 SA202: INC R0
 404 001224 012706 MOV #STACK,SP
 405 001230 000447 BR RESTART
 406
 407 ; THE STARTING ADDRESS WAS 200
 408
 409 001232 005000 001216 SA200: CLR R0
 410 001234 012737 177570 MOV #177570,SWR ;RESET TO HARDWARE SWR.
 411 001242 012706 001200 MOV #STACK,SP
 412 001246 104401 016746 TYPE ,MREV
 413 001252 013746 000004 MOV 4,-(SP)
 414 001256 012737 001276 000004 MOV #1\$4
 415 001264 022777 177777 177724 CMP #177777,0\$WR
 416 001272 001402 BEQ 2\$
 417 001274 000423 BR 3\$
 418 001276 022626 CMP (SP)+,(SP)+
 419 001300 012737 000176 001216 1\$: MOV #SWREG,SWR ;POINT TO SOFTWARE SWITCH REGISTER
 420 001306 012737 000174 001220 2\$: MOV #DISPREG,DISPLAY ;POINT TO SOFTWARE DISPLAY REG.
 421 .SBTTL GET VALUE FOR SOFTWARE SWITCH REGISTER
 422 001314 005737 000042 TST 0#42 ;ARE WE RUNNING UNDER XXDP/ACT?
 423 001320 001006 BNE 64\$;BRANCH IF YES
 424 001322 023727 001216 000176 CMP SWR,#SWREG ;SOFTWARE SWITCH REG SELECTED?
 425 001330 001005 BNE 65\$;BRANCH IF NO
 426 001332 104405 GTSWR ;GET SOFT-SWR SETTINGS
 427 001334 000403 BR 65\$
 428 001336 112737 000001 015072 64\$: MOVB #1,SAUTOB ;SET AUTO-MODE INDICATOR
 429 001344 012637 000004 65\$:
 430 001344 012637 000004 3\$: MOV (SP)+,4 ;RESET TIMEOUT VECTOR TO 'BUSERR'
 431 001350 000005 RESTART:RESET :INITIALIZE THE RX11 SYSTEM
 432 001352 012746 000340 MOV #PR7,-(SP)
 433 001356 012746 001364 MOV #4\$,-(SP)
 434 001362 000002 RTI
 435 001364 013737 001206 001210 4\$: MOV RXCS, RXDB ;LOAD THE PSW
 436 001372 062737 000002 001210 ADD #2, RXDB ;GET ADDRESS OF RXCS
 437 001400 012737 001234 012654 MOV #001234,RAN1 ;SET UP ADDRESS OF RXDB
 438 001406 012737 000765 012656 MOV #000765,RAN2 ;INITIALIZE CONSTANTS OF
 439 001414 005037 002554 CLR CCOUNT ;RANDOM NUMBER GENERATOR
 440 001420 005037 002556 CLR PASS
 441 001424 005037 007004 CLR HANGER
 442 001430 012737 177740 007006 MOV #177740,HANGPL
 443 001436 005700 TST RO ; STARTING ADDRESS WAS 202
 444 001440 001064 BNE XSA202
 445 001442 005037 012752 CLR UNITSEL
 446 001446 032737 140000 001212 BIT #140000,DTESTP ;WERE ANY DRIVES SELECTED
 447 001454 001004 BNE 1\$;YES GO SET THEIR BITS
 448 001456 052737 100200 012752 BIS #100200,UNITSEL ;NO, BOTH UNITS MUST BE READY
 449 001464 000415 BR 2\$
 450 001466 032737 040000 001212 1\$: BIT #BIT14,DTESTP ;WAS UNIT 0 SELECTED
 451 001474 001443 BEQ 3\$;NO, MUST BE UNIT 1
 452 001476 052737 000200 012752 BIS #200,UNITSEL ;YES, SET SELECTED BIT
 453 001504 005737 001212 TST DTESTP ;WAS UNIT 1 SELECTED
 454 001510 100003 BPL 2\$;NO

```

455 001512 052737 100000 012752      BIS #BIT15,UNITSEL      ;YES,SET THE SELECTED BIT
456 001520 005737 000042 012752      TST @#42                ;AUTO MODE?
457 001524 001432 000042 000046      BEQ XSA202              ;BRANCH IF NOT
458 001526 023737 000042 000046      CMP @#42,@#46          ;ACT MODE ?
459 001534 001007                   BNE 6$                  ;BRANCH IF NOT
460 001536 012777 000176 177452      MOV #SWREG,@SWR        ;GET SOFT SWITC REG FOR AUTO MODE
461 001544 052777 100000 177444      BIS #BIT15,@SWR        ;SET FOR HALT ON ERROR
462 001552 000417                   BR XSA202              ;WAS PROG. LOADED FROM RX01 ?
463 001554 132737 000010 000041      BITB #10,@#41          ;BRANCH IF NOT
464 001562 001413                   BEQ XSA202              ;CLEAR 1ST TIME BITS FOR BOTH DRIVES
465 001564 042737 000200 012752      BIC #200,UNITSEL      ;SAVE DTESTP FOR TYPEOUT
466 001572 104401 016235                   TYPE ,MUNIT1          ;GO TYPE--OCTAL ASCII
467 001576 104401 016245                   TYPE ,MONLY           ;TYPE 6 DIGIT(S)
468 001602 000403                   BR XSA202              ;SUPPRESS LEADING ZEROS
469 001604 052737 100000 012752      BIS #BIT15,UNITSEL      ;TYPE MSG. INDICATING ID OR OD
470 001612 042737 100200 001200      XSA202: BIC #100200,OD      ;TOO BIG & DEFAULTING TO TRACKS
471 001620 104401 015656                   TYPE, MDTESTP         ;0, 52, 53, 114
472 001624 013746 001212      MOV DTESTP,-(SP)          ;LIMITS: TST OD
473 001630 104403                   TYPOS                 ;CMPB ID,#114
474 001632 006                    .BYTE 6                ;BHI 1$              ;TYPE ,MOD
475 001633 000                    .BYTE 0                ;MOV OD,-(SP)          ;TYPE ,MID
476 001634 104401 016162      TYPE ,MCRLF             ;MOVB ID,-(SP)          ;TYPE ,MLIMTRK
477 001640 005737 001200      LIMITS: TST OD          ;TYPOS
478 001644 001005                   BNE TRKLMT            ;.BYTE 3
479 001646 005037 013164                   CLR SEQUEN           ;.BYTE 0
480 001652 104401 016461                   TYPE ,MLIMTRK        ;BR SECLMT
481 001656 000432                   BR SECLMT             ;: 0 <= OD <= ID <= 114
482
483
484
485 001660 123727 001201 000114      TRKLMT: CMPB ID,#114      ;TYPE ,OD2BIG
486 001666 101021                   BHI 1$                ;:TYPE MSG. INDICATING ID OR OD
487 001670 123737 001200 001201      CMPB OD,ID           ;:TOO BIG & DEFAULTING TO TRACKS
488 001676 101015                   BHI 1$                ;0, 52, 53, 114
489 001700 104401 016507                   TYPE ,MOD             ;501
490 001704 113746 001200                   MOVB OD,-(SP)          ;502
491 001710 104403                   TYPOS                 ;503
492 001712 003                    .BYTE 3                ;001736 005037 001200
493 001713 000                    .BYTE 0                ;504 001742 000736
494 001714 104401 016513      TYPE ,MID              ;CLR OD
495 001720 113746 001201      MOVB ID,-(SP)          ;BR LIMITS
496 001724 104403                   TYPOS
497 001726 003                    .BYTE 3
498 001727 000                    .BYTE 0
499 001730 000405                   BR SECLMT             ;506
500 001732 104401 017126      1$: TYPE, OD2BIG          ;1 <= FIRST <= LAST <= 32
501
502
503
504
505
506
507
508 001744 105737 001202      SECLMT: TSTB FIRST      ;509 001750 001003
509 001750 001003                   BNE 1$                ;001752 112737 000001
510 001752 112737 000001 001202      MOVB #1,FIRST

```

CZRXBF0 RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22 MACY11 30A(1052) 29-MAY-79 08:23 PAGE 13
GET VALUE FOR SOFTWARE SWITCH REGISTER

C 4
SEQ 0041

511	001760	123727	001203	000032	1\$:	CMPB LAST,#32
512	001766	101023				BH1 2\$
513	001770	123737	001202	001203		CMPB FIRST,LAST
514	001776	101017				BH1 2\$
515	002000	104401	016521		3\$:	TYPE ,MFIRST
516	002004	113746	001202			MOV B FIRST,-(SP)
517	002010	104403				TYPOS
518	002012	003				.BYTE 3
519	002013	000				.BYTE 0
520	002014	104401	016532			TYPE ,MLAST
521	002020	113746	001203			MOV B LAST,-(SP)
522	002024	104403				TYPOS
523	002026	003				.BYTE 3
524	002027	000				.BYTE 0
525	002030	104401	016162			TYPE ,MCRLF
526	002034	000406				BR PRTEST
527	002036	104401	017213		2\$:	TYPE, S2BIG
528						;TYPE MSG. INDICATING THAT
529						;SECTOR RANGE SELECTED WAS
530	002042	012737	015001	001202		;INVALID AND DEFAULTING TO A
531	002050	000753				; 1ST SECTOR VALUE OF 1 AND
						;A LAST SECTOR VALUE OF 32
						MOV #15001,FIRST
						BR 3\$

532 .SBTTL PRETEST - INITIALIZE [KEY] PART I
 533
 534 "KEY" INITIALIZE SHOULD HAVE [SET] THE DONE FLAG BECAUSE
 535 ANY [INIT] OF THE RX01 MICROCONTROLLER IS AN IMPLIED [READ SECTOR]
 536 OF TRACK 1 SECTOR 1 (FOR SYSTEMS PROGRAMMING BOOTSTRAP APPLICATIONS).
 537
 538 THEREFORE, ANY ERROR (EXCEPT PARITY) THAT MAY OCCUR FROM A NORMAL
 539 "READ SECTOR" COMMAND MAY OCCUR HERE CAUSING THE ERROR FLAG TO SET, AND
 540 DISPLAYING THE ERROR STATUS WITHIN THE TRANSFER REGISTER AT "DONE".
 541
 542 THE TRANSFER REQUEST FLAG SHOULD BE CLEARED.
 543
 544 :NOTE: SCOPE LOOPING IS NOT OFFERED BECAUSE THE "INIT" FUNCTION
 545 WHICH PRODUCED THE ERROR HAS NOT YET BEEN VERIFIED.
 546
 547 002052 042737 000400 012752 PRETEST: BIC #BIT8,UNITSEL
 548 002060 005037 006520 CLR ERRORS
 549 002064 000004 SCOPE
 550 002066 013737 006604 002560 MOV PCSCOPE,FAST ; REFRESHES FAST FOR ERROR TYPEOUT
 551 002074 012700 000040 MOV #40, R0 ; FOR ERROR TYPEOUT INFORMATION
 552 002100 017701 177102 38: MOV @ RXCS, R1 ; PROGRAM EXPECTS DONE FLAG
 553 002104 020100 CMP R1, R0 ; ACTUAL CONTENTS OF RXCS
 554 002106 001407 BEQ 1\$; OK
 555 002110 062737 000001 007004 ADD #1,HANGER ; WAIT FOR THE INIT. FUNCTION TO
 556 002116 005537 007006 ADC HANGPL ; FINISH BEFORE CALLING IT AN ERROR
 557 002122 001366 BNE 38
 558
 559 ; (R0) = 40 ; (R1) = ACTUAL RXCS ; (R2) = N/A
 560
 561 002124 104000 ERROR ; RXCS NOT = 40 (DONE)
 562

;/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:
;/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:
;/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:

;THE FOLLOWING IS A PRESENTATION OF POSSIBLE REASONS AS TO WHY
;THIS ERROR REPORT WAS GENERATED. THE INFORMATION SHOWN IS
;BASED ON FAULT INSERTION RESULTS, AND SHOULD PROVIDE LOGICAL
;AREAS TO CHECK FOR THE RELEVANT FAULT/S.

;IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS
;ANALYZE THE FOLLOWING AREA/S:

;M7846 (UNIBUS INTERFACE)

SIGNAL NAME	REASON	POSSIBLE CHIPS
-------------	--------	----------------

;NOTE: MAKE SURE THE DRIVES ARE CONNECTED CORRECTLY, THE
;DISKETTES INSERTED, AND THE DOORS OF THE SELECTED DRIVES
;ARE CLOSED. IF THESE CONDITIONS ARE NOT SET THERE
;WILL BE AN ERROR AT THIS POINT.

;B TRANSFER REQUEST STUCK HIGH

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 15
E 4
PRETEST - INITIALIZE [KEY] PART I

SEQ 0043

:DONE	STUCK LOW	E22,E36,E1
:RUN(0) H	STUCK LOW	E22
:SELECT 00	STUCK LOW	E18,E34,E17,E40,E11
:B DONE	STUCK LOW	E18,E15,E19,E41
:RUN(1) H	STUCK HIGH	E18
:RX INIT	STUCK HIGH	E32
:OUT	STUCK HIGH	E23,E4
:B INIT	STUCK HIGH	E36,E8
:BUS -> RXCS	STUCK HIGH/LOW	E36,E40
:BUS INTR	STUCK HIGH	E38
:BUS D02/D04	STUCK LOW	E38
:RUN(1) H	STUCK LOW	E37
:INT ENB(1) H	STUCK LOW	E37
:TRANSFER REQUEST	STUCK HIGH	E1
:INT ENB(1) H	STUCK HIGH	E1
-----	STROBE DISABLED	E1
-----	'A' INPUTS NOT SELECTED	E1
:CMD	STUCK LOW	E17,E21
:B DONE	STUCK HIGH	E15
:RUN(0) H	STUCK HIGH	E15
:OUT	STUCK LOW	E24
:RX INIT	STUCK LOW	E21,E11
:IN	STUCK HIGH	E21
:RX RUN	STUCK LOW	E14
-----	LOCKED IN 'RESET' STATE	E2
-----	NO STROBE SIGNAL	E3
:BUS D15	STUCK LOW	E9
:DATA	STUCK HIGH	E11
:		

;IF THE FAULT CANNOT BE FOUND ON THE UNIBUS INTERFACE MODULE
;AND/OR THE FAULT IS NOT INHERENT TO THE UNIBUS INTERFACE MODULE
;M7846 THERE IS A POSSIBILITY OF ITS EXISTENCE ON THE READ/WRITE
;MODULE M7727.

NOTE: ONLY APPROX. 30% OF THIS MODULE LENT ITSELF CONDUCIVE TO
THE FAULT INSERTION PROCESS; ERGO, THE RESOLUTION FOR FAULT
ANALYSIS OBTAINABLE BY THIS MODULE IS NOT VERY HIGH.
HOWEVER, ANALYSIS OF THE FOLLOWING AREA/S. IF THIS ERROR
REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS, SHOULD AT
LEAST PLACE YOU WITHIN THE RELEVANT AREA ON THE MODULE.

:M7727 (READ/WRITE CONTROL)

SIGNAL NAME	REASON	POSSIBLE CHIPS
-----	PIN 15 NOT AT GROUND	E15
:SEL TRK 0	STUCK LOW	E15
:DKO TRK 0	STUCK LOW	E15
:SEL DKO	STUCK LOW	E13
:DC LO	STUCK LOW	E13
:OUT	STUCK HIGH	E13
-----	E18 CLOCK LOCKED HIGH/LOW	E14,E18
-----	REPLACE E18	-----
:INIT	STUCK LOW	E18,E16
-----	PIN 14 NOT +5V THRU 1K	E16

```
----- 'J,K' INPUTS TO E18 LOCKED E17
----- HIGH/LOW
----- 'J' INPUT TO E16 LOCKED HIGH E17
```

```
;/:*\:/\*/:\*\:/\*/:\*\:/\*/:\*\:/\*/:\*\:/\*/:\*\:/\*/:\*\:/\*/:\*\:/\*/:\*\:/\*/:\*\:
```

```
652
653
654
655      :////////// STATUS A [RXDB] AT "DONE"
656      :    7   6   -   -   3   2   1   0   /
657      :SEL
658      :DRIVE DD
659      :RDY
660      :WRITE PROTECT INIT PAR CRC
661      :                  (N/A) /
662
663
664
```

```
665 002126 012737 177740 007006 1$: MOV #177740,HANGPL          ;RESET HANG COUNTER
666 002134 012700 000204          MOV #204,R0                 ;EXPECT INIT DONE AND UNIT 0 RDY
667 002140 017702 177044          MOV @RXDB,R2
668 002144 010201          MOV R2,R1
669 002146 042701 000100          BIC #BIT6,R1
670 002152 105737 012752          TSTB UNITSEL
671 002156 100404          BMI 2$           ;CLEAR DELETED DATA BIT
672 002160 042701 000200          BIC #BIT7,R1
673 002164 042700 000200          BIC #BIT7,R0           ;WAS UNIT 0 SELECTED
674 002170 020100          CMP R1, R0           ;UNIT 0 WAS NOT SELECTED
675 002172 001544          BEQ REBEGIN        ;CLEAR THE DRIVE 0 RDY BITS
676
677      : (R0) = 4 IF UNIT 0 IS NOT SELECTED, OR 204 IF UNIT 0 IS SELECTED
678      : (R1) = ACTUAL RXDB MINUS DELETED DATA BIT#6
679      : (R2) = ACTUAL RXDB
680
681 002174 104000          ERROR          ; RXDB NOT = 4, OR 204
682
683
```

```
;/*\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:
```

```
;THE FOLLOWING IS A PRESENTATION OF POSSIBLE REASONS AS TO WHY
;THIS ERROR REPORT WAS GENERATED. THE INFORMATION SHOWN IS
;BASED ON FAULT INSERTION RESULTS, AND SHOULD PROVIDE LOGICAL
;AREAS TO CHECK FOR THE RELEVANT FAULT/S.
```

```
;IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS
;ANALYZE THE FOLLOWING AREA/S:
```

```
;M7846 (UNIBUS INTERFACE)
```

SIGNAL NAME	REASON	POSSIBLE CHIPS
-------------	--------	----------------

NOTE: MAKE SURE THE DRIVES ARE CONNECTED CORRECTLY, THE DISKETTES INSERTED, AND THE DOORS OF THE SELECTED DRIVES ARE CLOSED. IF THESE CONDITIONS ARE NOT SET THERE WILL BE AN ERROR AT THIS POINT.

:B SHIFT	STUCK LOW/HIGH	E15,E19,E2
:B DONE	STUCK HIGH	E15
:TO RX01	STUCK LOW/HIGH	E15
:LOAD	STUCK HIGH	E17,E18
:SELECT 00	STUCK HIGH	E17,E18
:SELECT 02	STUCK LOW	E17,E18,E34
:IN	STUCK LOW	E17,E21
:CMD	STUCK LOW/HIGH	E21
:BUS D15	STUCK HIGH	E40
:RX INIT	STUCK HIGH	E32
:BUS D00 -> D03	STUCK HIGH	E41,E7
:DATA	STUCK LOW	E18,E11
-----	INCORRECT SHIFT OUTPUTS	E5
-----	CAN'T SELECT 'B' INPUTS	E1
-----	CAN'T RESET	E3
:B INIT	STUCK LOW	E34,E8
:RX BUSY	STUCK LOW	E34,E22,E19
:B DONE	STUCK LOW	E19
:BUS D05	STUCK LOW	E4
:B SER DATA	STUCK LOW/HIGH	E9
:INT ENB(1) H	STUCK HIGH	E37

IF THE FAULT CANNOT BE FOUND ON THE UNIBUS INTERFACE MODULE AND/OR THE FAULT IS NOT INHERENT TO THE UNIBUS INTERFACE MODULE M7846 THERE IS A POSSIBILITY OF ITS EXISTENCE ON THE READ/WRITE MODULE M7727.

NOTE: ONLY APPROX. 30% OF THIS MODULE LENT ITSELF CONDUCIVE TO THE FAULT INSERTION PROCESS; ERGO, THE RESOLUTION FOR FAULT ANALYSIS OBTAINABLE BY THIS MODULE IS NOT VERY HIGH. HOWEVER, ANALYSIS OF THE FOLLOWING AREA/S, IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS, SHOULD AT LEAST PLACE YOU WITHIN THE RELEVANT AREA ON THE MODULE.

M7727 (READ/WRITE CONTROL)

SIGNAL NAME	REASON	POSSIBLE CHIPS
:SEL WT PROT	STUCK LOW	E4,E6,E15
:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:/:*		
:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:		

753 002176 000542
754 002200 004737 002604
755 002204 005723

BR REBEGIN
MORETESTS: JSR PC, LOCKUP
TONOTHERE: TST (R3)+

;ADJUST R3 FOR NEXT TEST ADDRESS

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

H 4
MACY11 30A(1052) 29-MAY-79 08:23 PAGE 18
PRETEST - INITIALIZE [KEY] PART I

SEQ 0046

756 002206 016337 002232 006604 FIRSTTEST: MOV TESTS(R3), PCSCOPE : EQUIVALENT TO " SCOPE "
757 002214 013737 006604 002560 MOV PCSCOPE,FAST :SAVE THE FIRST ADDRESS OF THE TEST
758 002222 012706 001200 MOV #STACK,SP
759 002226 000173 002232 JMP @TESTS(R3)
760 002232 002204 002646 002766 TESTS: TONOTHERE, T1, T2, T3, T4, T5, T6, T7
761 002240 003310 003446 003612
762 002246 004036 004170
763 002252 004166 004254 004244 T10, T11, T12, T13, T14, T15, T16, T17
764 002260 004320 004444 004636
765 002266 004776 005244
766 002272 005510 005534 005720 T20, T21, T22, T23, T24, T25, T26, NOMORETESTS
767 002300 005776 006044 006076
768 002306 006110 002312

769
770 : TEST 1 - RXCS TEST PART I / INTERRUPT TEST PART I
771
772 : TEST 2 - INTERRUPT TEST PART II / VECTOR ADDRESS VERIFICATION
773
774 : * TEST 3 - INTERRUPT TEST PART III / PRIORITY LEVEL VERIFICATION PART I
775
776 : * TEST 4 - INTERRUPT TEST PART IV / PRIORITY VERIFICATION PART II
777
778 : TEST 5 - INIT [PROGRAMMED] / RST
779
780 : TEST 6 - FILL BUFFER TRANSFER LENGTH VERIFICATION
781
782 : TEST 7 - EMPTY BUFFER TRANSFER LENGTH AND CONTENT VERIFICATION PART I
783
784 : TEST 10 - EMPTY BUFFER TRANSFER LENGTH AND CONTENT VERIFICATION PART II
785
786 : TEST 11 - FILL/EMPTY BUFFER ALL 0'S
787
788 : TEST 12 - FILL/EMPTY BUFFER ALL 1'S
789
790 : TEST 13 - DRIVE READY VERIFICATION FOR SELECTED DRIVES
791
792 : TEST 14 - ERROR FLAG AND B - CODE VERIFICATION PART I
793
794 : TEST 15 - ERROR FLAG AND B - CODE VERIFICATION PART II
795 : /DELETED DATA BIT SETS
796
797 : TEST 16 - ERROR FLAG AND B - CODE VERIFICATION PART III
798 : /DELETED DATA BIT CLEARS
799
800 : TEST 17 - ILLEGAL TRACK ERROR AND B - CODE VERIFICATION
801
802 : TEST 20 - SEEK VERIFICATION VIA READ FUNCTION
803
804 : TEST 21 - WRITE TEST
805
806 : TEST 22 - INITIALIZE IMPLIED READ
807
808 : TEST 23 - READ TEST
809
810 : TEST 24 - DATA TRANSFER & VERIFICATION
811

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 19
I 4
PRETEST - INITIALIZE [KEY] PART I

SEQ 0047

812 :TEST 25 - DATA TRANSFER & VERIFICATION VIA DELETED DATA MODE
813 :TEST 26 - HEAD "HOME" TEST
814 :THERE ARE NO MORE TESTS
815 : * NOTE: ON PROCESSORS WITHOUT HARDWARE PROCESSOR STATUS WORDS (PSW)
816 : THESE TEST WILL NOT BE RUN.
817
818
819

820 :PRINT AN END OF PASS INDICATOR
821
822 : C - RX11/RX01 TEST PASS OK
823 : D - RX11/RX01 AND DRIVE TESTING OK
824 : -- AN ERROR OCCURRED (DURING C OR D)
825
826 : NOTE: IF BIT 8 OF UNITSEL IS A 1
827 : THEN AN ERROR HAS OCCURRED FOR THIS PASS
828
829 002312 042777 000100 176666 NOMORETESTS: BIC #BIT6,@RXCS ;CLEAR 'IE' BIT BEFORE NEXT PASS
830 002320 005037 007004 CLR HANGER
831 002324 032737 000400 012752 BIT #BIT8,UNITSEL ;"C" OR "D" MEANS ERRORLESS PASS.
832 002332 001403 BEQ 1\$
833 002334 012737 000055 002562 MOV #'-, MX ;" - " MEANS UN-ERRORLESS PASS
834 002342 005737 002554 1\$: TST CCOUNT
835 002346 001002 BNE 3\$
836 002350 104401 016162 TYPE, MCRLF
837 002354 005237 002554 3\$: INC CCOUNT
838 002360 022737 000110 002554 CMP #72., CCOUNT
839 002366 001002 BNE 4\$
840 002370 005037 002554 CLR CCOUNT
841 002374 104401 002562 4\$: TYPE, MX
842 002400 104401 006516 TYPE, MABELL
843 002404 005237 002556 2\$: INC PASS
844 002410 102775 BVS 2\$
845 002412 104406 CKSWR
846 002414 032777 040000 176574 BIT #SW14,@SWR ; AC SW 14 = 1 TO HALT AT END OF PASS
847 002422 001413 BEQ 6\$
848 002424 104401 016162 TYPE, MCRLF
849 002430 104401 006753 TYPE, MPASS
850 002434 013737 002556 002446 MOV PASS,5\$
851 002442 004537 015642 JSR R5,SGLDEC
852 002446 000000 5\$: OPEN
853 002450 000000 HALT
854 002452 005237 007004 6\$: INC HANGER ;WAIT FOR EOP INDICATOR TO BE PRINTED
855 002456 001375 BNE 6\$
856 002460 013705 000042 MOV @#42,R5 ;ACT 11 END OF PASS HOOKS
857 002464 001405 BEQ HERE
858 002466 000005 RESET
859 002470 004715 LOGICAL: JSR PC,(R5)
860 002472 000240 NOP
861 002474 000240 NOP
862 002476 000240 NOP
863 002500 000137 002504 HERE: JMP REBEGIN
864
865 002504 042737 000400 012752 REBEGIN: BIC #BIT8,UNITSEL ;CLEAR HARD ERROR INDICATOR
866 002512 013703 001212 MOV DTESTP, R3
867 002516 042703 177740 BIC #177740, R3 ; R3 CONTAINS TEST # 0 TO 26
868 002522 020327 000027 CMP R3,#27
869 002526 103006 BHIS 1\$
870 002530 006303 ASL R3
871 002532 032777 000040 176446 2\$: BIT #40,@RXCS
872 002540 001774 BEQ 2\$
873 002542 000621 BR FIRSTTEST
874
875 002544 104401 002564 1\$: TYPE ,MILTST

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22 MACY11 30A(1052) 29-MAY-79 08:23 PAGE 21
PRETEST - INITIALIZE [KEY] PART I

K 4
SEQ 0049

876 002550 000137 001232 JMP SA200
877
878 002554 000000 CCOUNT: 0
879 002556 000000 PASS: 0
880 002560 000000 FAST: 0
881
882 002562 000103 MX: .ASCIZ "C"
883
884 002564 046111 042514 040507 MILTST: .ASCIZ "ILLEGAL TEST"<15><12>
885 002572 020114 042524 052123
886 002600 005015 000
887
888 002604 .EVEN
889

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 L⁴ PAGE 22
PRETEST - INITIALIZE [KEY] PART 1

SEQ 0050

890 ; DATA SW 10 = 1 TO HALT AT END OF TEST
891
892 002604 104406 LOCKUP: CKSWR
893 002606 032777 002000 176402 BIT #SW10,ASWR
894 002614 001401 BEQ 1\$
895 002616 000000 HALT
896
897 ; DATA SW 12 = 1 TO LOCK SCOPE LOOP ON TEST OK OR NOT
898
899 002620 032777 010000 176370 1\$: BIT #SW12,ASWR ;IS LOOP ON TEST SWITCH SET
900 002626 001403 BEQ 2\$;IF NOT SET GO ON TO NEXT TEST
901 002630 062716 000002 ADD #2,ASP ;IF SET RETURN TO FIRSTTEST
902 002634 000207 RTS PC
903 002636 042737 040100 012752 2\$: BIC #40100,UNITSEL ;CLEAR UNIT USED BITS
904 002644 000207 RTS PC

CZRXBF0 RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22


M 4
MACY11 30A(1052) 29-MAY-79 08:23 PAGE 23
TEST 1 - RXCS TEST PART I / INTERRUPT TEST PART I

SEQ 0051

905 .SBTTL TEST 1 - RXCS TEST PART I / INTERRUPT TEST PART I
906
907 : THE PURPOSE OF THIS TEST IS TO VERIFY THAT WRITING ALL RXCS WRITABLE BITS TO A 0
908 : ARE [NOT] WRITTEN TO A 1
909
910 :THE PROGRAM WRITES THE RXCS = 0
911
912 :NO INTERRUPTS SHOULD OCCUR
913
914 :THE RXCS SHOULD REMAIN UNCHANGED = 40 (DONE)
915
916 :THE RXDB SHOULD = 0
917
918 002646 005077 176334 T1: CLR @ RXCS : WRITING RXCS TO 0, ALSO WRITES RXDB = 0
919 002652 012700 000040 MOV #40, R0
920 002656 017701 176324 MOV @ RXCS, R1
921 002662 020001 CMP R0, R1
922 002664 001401 BEQ 1\$
923
924 : (R0) = 40 ; (R1) = ACTUAL RXCS ; (R2) = N/A
925
926 002666 104000 ERROR : RXCS NOT = 40 (DONE)
927

:/*\://*\://*\://*\://*\://*\://*\://*\://*\://*\://*\://*\://*\://*\:
:/*\://*\://*\://*\://*\://*\://*\://*\://*\://*\://*\://*\://*\://*\:
:/*\://*\://*\://*\://*\://*\://*\://*\://*\://*\://*\://*\://*\://*\:

: THE FOLLOWING IS A PRESENTATION OF POSSIBLE REASONS AS TO WHY
: THIS ERROR REPORT WAS GENERATED. THE INFORMATION SHOWN IS
: BASED ON FAULT INSERTION RESULTS, AND SHOULD PROVIDE LOGICAL
: AREAS TO CHECK FOR THE RELEVANT FAULT/S.

 IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS
ANALYZE THE FOLLOWING AREA/S:

M7846 (UNIBUS INTERFACE)

SIGNAL NAME	REASON	POSSIBLE CHIPS
BUS D06	STUCK HIGH	E4
-----	CAN'T SEND DATA	E41
B TRANSFER REQUEST	STUCK HIGH	E15
RX INIT	STUCK LOW	E36,E11
BUS D15	STUCK LOW	E14
D00(1) H	STUCK HIGH	E22
RX RUN	STUCK LOW	E18
BUS D00	STUCK LOW	E7

:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:
:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:
:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:

958 002670 104413 1\$: SUBSCOPE
959
960

```

961
962 :///////////////////////////////////////////////////////////////////
963 :// RXDB AT 'DONE'
964 :// 7 6 - - - 3 2 1 0 /
965 :// SEL WRITE INIT PAR /
966 :// DRIVE PROTECT [DONE] CRC /
967 :// RDY (N/A) /
968
969
970
971
972
973 002672 005000 CLR R0
974 002674 017701 176310 MOV @ RXDB, R1
975 002700 020100 CMP R1, R0
976 002702 001401 BEQ 38
977
978 : (R0) = 0 ; (R1) = ACTUAL RXDB ; (R2) = N/A
979
980 002704 104000 ERROR ; RXDB NOT = 0
981

```

```

; /*://*://*://*://*://*://*://*://*://*://*://*://*://*://*://*://*:/
; /*://*://*://*://*://*://*://*://*://*://*://*://*://*://*://*://*:/
; /*://*://*://*://*://*://*://*://*://*://*://*://*://*://*://*://*:/

```

; THE FOLLOWING IS A PRESENTATION OF POSSIBLE REASONS AS TO WHY
; THIS ERROR REPORT WAS GENERATED. THE INFORMATION SHOWN IS
; BASED ON FAULT INSERTION RESULTS, AND SHOULD PROVIDE LOGICAL
; AREAS TO CHECK FOR THE RELEVANT FAULT/S.

; IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS
; ANALYZE THE FOLLOWING AREA/S:

; M7846 (UNIBUS INTERFACE)

SIGNAL NAME	REASON	POSSIBLE CHIPS
BUS D01 -> D03	STUCK HIGH	E7
LOAD	STUCK LOW	E17,E18
-----	NO SACK	E12
-----	CLOCK STUCK HIGH/LOW	E12
IN	STUCK LOW/HIGH	E21
RX BUSY	STUCK HIGH	E22
OUT	STUCK LOW	E22
BUS D00/D02/D03	STUCK HIGH	E4
BUS -> RXCS	STUCK LOW	E40
REG SELECT	STUCK HIGH	E23
B DONE	STUCK HIGH	E19
-----	'B2' INPUT STUCK HIGH	E1

```

;:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/
;:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/
;:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/:\*/

```

CZRXBFO RX11 INTERFACE TEST
CZRXBPF.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 ^{B 5} PAGE 25
TEST 1 - RXCS TEST PART I / INTERRUPT TEST PART I

SEQ 0053

1017 ; INTERRUPT TEST PART I ; NO INTERRUPTS SHOULD OCCUR
1018
1019 002710 013702 001204 MOV KRXVEC, R2
1020 002714 010246 MOV R2,-(SP) ;SAVE INTERRUPT VECTOR FOR
1021
1022 002716 012722 002756 MOV #4\$, (R2)+ ;ERROR REPORT
1023 002722 012722 000340 MOV #PR7, (R2)+ ; RX01 VECTOR ADDRESS
1024 002726 012602 MOV (SP)+,R2 ;RESTORE INTERRUPT VECTOR FOR
1025
1026 002730 005046 CLR -(SP) ;ERROR REPORT
1027 002732 012746 002740 MOV #2\$,-(SP) ; PDP PRIORITY <ON>
1028 002736 000002 RTI
1029 002740 000240 NOP
1030 002742 000240 NOP
1031 002744 012746 000340 MOV #PR7,-(SP) ; RESET PDP PRIORITY <7> OFF
1032 002750 012746 002760 MOV #5\$,-(SP)
1033 002754 000002 RTI
1034
1035 ; RETURN TO HERE WITH PDP PRIORITY = 7 IF AN RX01 INTERRUPT
1036
1037
1038 ; (R0) = N/A ; (R1) = N/A ; (R2) = N/A
1039
1040 002756 104000 4\$: ERROR ; UNEXPECTED RX01 INTERRUPT
1041

:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:
:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:
:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:

;THE FOLLOWING IS A PRESENTATION OF POSSIBLE REASONS AS TO WHY
;THIS ERROR REPORT WAS GENERATED. THE INFORMATION SHOWN IS
;BASED ON FAULT INSERTION RESULTS, AND SHOULD PROVIDE LOGICAL
;AREAS TO CHECK FOR THE RELEVANT FAULT/S.

;IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS
;ANALYZE THE FOLLOWING AREA/S:

;M7846 (UNIBUS INTERFACE)

SIGNAL NAME	REASON	POSSIBLE CHIPS
INT ENB	STUCK HIGH	E36

:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:
:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:
:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:

1065 002760 000004 5\$: SCOPE
1066 002762 000137 004274 JMP CEXIT ;END OF TEST 1

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

C 5
MACY11 30A(1052) 29-MAY-79 08:23 PAGE 26
TEST 2 - INTERRUPT TEST PART II / VECTOR ADDRESS VERIFICATION

5

SEQ 0054

;THE FOLLOWING IS A PRESENTATION OF POSSIBLE REASONS AS TO WHY
;THIS ERROR REPORT WAS GENERATED. THE INFORMATION SHOWN IS
;BASED ON FAULT INSERTION RESULTS, AND SHOULD PROVIDE LOGICAL
;AREAS TO CHECK FOR THE RELEVANT FAULT/S.

;IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS
;ANALYZE THE FOLLOWING AREA/S:

M7846 (UNIBUS INTERFACE)

SIGNAL NAME	REASON	POSSIBLE CHIPS
-----	SACK FLOP LOCKED CLEAR	E13,E31,E36
-----	BBSY FLOP CLOCK LOCKED HIGH	E13,E31,E36,E33
BUS REQUEST	STUCK HIGH	E31
BUS INTR	STUCK HIGH	E31,E35,E8,E38
-----	SACK FLOP CLOCK LOCKED HIGH	E31,E21,E9,E12
-----	SACK FLOP CLOCK LOCKED LOW	E31,E21
-----	BBSY FLOP CLOCK LOCKED LOW	E31,E33,E9
BUS D02/D04/D05	STUCK HIGH	E38
BUS SACK	STUCK HIGH	E32
BG OUT	STUCK HIGH	E32,E25,E28
BUS REQUEST	STUCK LOW	E39
-----	JUMPER (N1) NOT IN	-----
BUS D07	STUCK HIGH	E35,E8
-----	GRANT FLOP CAN'T BE PRESET	E25,E9,E28
B SER DATA	STUCK LOW	E9
-----	GRANT FLOP 'Q' OUTPUT	E28
	STUCK HIGH	

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 D 5 PAGE 27
TEST 2 - INTERRUPT TEST PART II / VECTOR ADDRESS VERIFICATION

SEQ 0055

```

1125 003026 000240          NOP
1126 003030 012746 000340    MOV #PR7,-(SP)
1127 003034 012746 003042    MOV #7$,-(SP)      ; RESET PDP PRIORITY <7> OFF
1128 003040 000002          RTI
1129
1130                                     ; (R0) = N/A ; (R1) = N/A ; (R2) - N/A
1131
1132 003042 104000          7$:   ERROR           ; NO RX01 INTERRUPT OCCURRED
1133

```

;THE FOLLOWING IS A PRESENTATION OF POSSIBLE REASONS AS TO WHY
;THIS ERROR REPORT WAS GENERATED. THE INFORMATION SHOWN IS
;BASED ON FAULT INSERTION RESULTS, AND SHOULD PROVIDE LOGICAL
;AREAS TO CHECK FOR THE RELEVANT FAULT/S.

;IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS
;ANALYZE THE FOLLOWING AREA/S:

M7846 (UNIBUS INTERFACE)

SIGNAL NAME	REASON	POSSIBLE CHIPS
-----	BBSY FLOP LOCKED IN 'RESET'	E40,E39,E31
-----	INT ENB FLOP CLOCK LOCKED HIGH	E40
-----	INT ENB FLOP CLOCK LOCKED LOW	E40,E37
RX INIT	STUCK HIGH	E36
BUS REQUEST	STUCK HIGH	E36,E39,E32
-----	LOCKED IN INTERRUPT STATE	E36,E39
BG OUT	STUCK HIGH	E33
INT ENB(1) H	STUCK LOW	E37,E1,E4
-----	GRANT FLOP 'Q' OUTPUT STUCK LOW	E28
TRANSFER REQUEST	STUCK LOW	E4
BUS INTR	STUCK LOW	E38

```

1168
1169 ; RETURN TO HERE WITH THE PDP PRIORITY = 7 IF AN RX01 INTERRUPT
1170
1171 003044 005737 003060      1$:    TST CATERR          ;DID MORE THAN ONE INTERRUPT
1172                                         ;OCCUR DUE TO BOTH 'DONE' & 'IE'
1173                                         ;BITS SET BUT 'RQST INTR' FLOP
1174                                         ;NEVER GETTING CLEARED?
1175 003050 001004      BNE DEATH          ;BRANCH IF YES
1176 003052 105237 003060      INCB CATERR        ;OTHERWISE, SET FLAG TO INDICATE
1177                                         ;ONE INTERRUPT OCCURRED & GO ON
1178 003056 000402      BR   OK2GO

```

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 28
TEST 2 - INTERRUPT TEST PART II / VECTOR ADDRESS VERIFICATION

E 5
SEQ 0056

1179 003060 000000 CATERR: .WORD 0 ;THIS IS THE INTERRUPT INDICATOR.
1180 ;1ST TIME THRU THIS TEST THE IN-
1181 ;DICATOR SHOULD ALWAYS BE ZERO;
1182 ;IF NON-ZERO A MULTIPLE OF
1183 ;INTERRUPTS HAS OCCURRED DUE TO
1184 ;THE AFOREMENTIONED CONDITION
1185 003062 000000 DEATH: HALT ;NO SENSE GOING ON - YOU ARE
1186 ;LOCKED IN THE INTERRUPT STATE!
1187 ;PRESS THE 'CONT' SWITH (IF
1188 ;PRESENT) TO GO ON AT YOUR OWN
1189 ;RISK
1190 003064 104413 OK2GO: SUBSCOPE ;EVERYTHING APPEARS TO BE OK
1191 003066 005037 003060 CLR CATERR ;CLEAR INTERRUPT INDICATOR FOR
1192 ;NEXT POSSIBLE PASS THRU THIS TEST
1193 ;
1194 ; THE RXCS SHOULD = 140 (INTERRUPT ENABLE+DONE)
1195 ;
1196 003072 012700 000140 MOV #140, R0
1197 003076 020077 176104 CMP R0, @ RXCS
1198 003102 001403 BEQ 2\$
1199 003104 017701 176076 MOV @ RXCS, R1
1200 ;
1201 ; (R0) = 140 ; (R1) = ACTUAL RXCS ; (R2) = N/A
1202 ;
1203 003110 104000 ERROR ; THE RXCS NOT = 140
1204 ;
; / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ :
; / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ :
; / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ : / * \ :
;
; THE FOLLOWING IS A PRESENTATION OF POSSIBLE REASONS AS TO WHY
; THIS ERROR REPORT WAS GENERATED. THE INFORMATION SHOWN IS
; BASED ON FAULT INSERTION RESULTS, AND SHOULD PROVIDE LOGICAL
; AREAS TO CHECK FOR THE RELEVANT FAULT/S.
;
; IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS
; ANALYZE THE FOLLOWING AREA/S:
;
; M7846 (UNIBUS INTERFACE)

SIGNAL NAME	REASON	POSSIBLE CHIPS
BUS D07	STUCK HIGH	E4
BUS D06	STUCK HIGH	E1

; / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ *
; / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ *
; / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ * / : \ *

1229 003112 104413 2\$: SUBSCOPE
1230 ;
1231 ;
1232 ;
1233 ;
1234 ; TEST 2 - CONT'D
; THE PURPOSE OF THIS TEST IS TO VERIFY THAT BIT 6 OF THE RXCS (INTERRUPT ENABLE)

```

1235                                ; CAN BE CLEARED AFTER IT WAS KNOWN TO BE SET
1236
1237 003114 013702 001204          MOV KRXVEC, R2
1238 003120 010246    MOV R2,-(SP)      ;SAVE INTERRUPT VECTOR FOR
1239                                ;ERROR REPORT
1240 003122 012722 003212          MOV #4$, (R2) +
1241 003126 012722 000340          MOV #PR7, (R2) +
1242 003132 012602    MOV (SP) +,R2     ; RX11 VECTOR ADDRESS
1243                                ;RESTORE INTERRUPT VECTOR FOR
1244 003134 042777 000100 176044    BIC #BIT6, @ RXCS   ;ERROR REPORT
1245                                ; CLEAR THE RX11 INTERRUPT ENABLE BIT
1246
1247                                ; THE RXCS SHOULD = 40 (DONE)
1248 003142 012700 000040          MOV #40, R0
1249 003146 020077 176034          CMP R0, @ RXCS
1250 003152 001403
1251 003154 017701 176026          BEQ 3$           ; RXCS NOT = 40
1252
1253                                ; (R0) = 40 ; (R1) = ACTUAL RXCS ; (R2) = N/A
1254
1255 003160 104000
1256 003162 104413          3$:  ERROR           ; RXCS NOT = 40
1257                                SUBSCOPE
1258                                ; NO RX11 INTERRUPTS SHOULD OCCUR [YET]
1259 003164 005046
1260 003166 012746 003174          10$: CLR -(SP)      ; PDP PRIORITY <ON>
1261 003172 000002
1262 003174 000240          10$: MOV #10$, -(SP)
1263 003176 000240          10$: RTI
1264 003200 012746 000340          NOP
1265 003204 012746 003214          NOP
1266 003210 000002          10$: MOV #PR7, -(SP)    ; PDP PRIORITY <OFF> 7
1267
1268                                ; RETURN TO HERE WITH THE PDP PRIORITY = 7 IF AN UNEXPECTED RX11 INTERRUPT
1269                                ; WHILE CLEARING THE RX11 INTERRUPT ENABLE BIT 6
1270
1271                                ; (R0) = N/A ; (R1) = N/A ; (R2) = N/A
1272
1273 003212 104000          4$:  ERROR           ; UNEXPECTED RX11 INTERRUPT
1274 003214 104413          11$: SUBSCOPE
1275
1276                                ; AN RX11 INTERRUPT SHOULD OCCUR [NOW]
1277
1278 003216 013702 001204          MOV KRXVEC, R2
1279 003222 010246    MOV R2,-(SP)      ;SAVE INTERRUPT VECTOR FOR
1280                                ;ERROR REPORT
1281 003224 012722 003274          MOV #5$, (R2) +
1282 003230 012722 000340          MOV #PR7, (R2) +
1283 003234 012602    MOV (SP) +,R2     ; RX11 VECTOR ADDRESS
1284                                ;RESTORE INTERRUPT VECTOR FOR
1285 003236 005046          CLR -(SP)      ;ERROR REPORT
1286 003240 012746 003246          MOV #12$, -(SP)   ; PDP PRIORITY <ON>
1287 003244 000002          RTI
1288 003246 052777 000100 175732 12$: BIS #BIT6, @ RXCS   ; SET RX11 INTERRUPT ENABLE BIT
1289 003254 000240
1290 003256 000240          NOP
1291

```

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 30
TEST 2 - INTERRUPT TEST PART II / VECTOR ADDRESS VERIFICATION

G 5
SEQ 0058

1291 003260 012746 000340 MOV #PR7,-(SP)
1292 003264 012746 003272 MOV #13\$,-(SP)
1293 003270 000002 RTI
1294
1295 ; (R0) = N/A ; (R1) = N/A ; (R2) = N/A
1296
1297 003272 104000 13\$: ERROR ; NO RX11 INTERRUPT OCCURRED
1298
1299 ; RETURN TO HERE WITH THE PDP PRIORITY = 7 IF AN RX01 INTERRUPT
1300
1301 003274 000004 5\$: SCOPE
1302 003276 042777 000100 175702 BIC #BIT6, @ RXCS ; CLEAR THE RX11 INTERRUPT ENABLE
1303
1304 003304 000137 004274 JMP CEXIT ;END OF TEST 2

1305 .SBTTL TEST 3 - INTERRUPT TEST PART III / PRIORITY LEVEL VERIFICATION PART I

1306

1307 : THE PURPOSE OF THIS TEST IS TO VERIFY THE PRIORITY OF THE RX11 INTERRUPT REQUEST LINE

1308 : THE PROGRAM SETS THE PDP PRIORITY TO 1 LESS THAN THE DEVICE LEVEL

1309 : (DEVICE LEVEL SPECIFIED BY CONTENTS OF LOCATION 'BRLEV:' -- NORMALLY 5)

1310 : AN RX01 INTERRUPT SHOULD OCCUR

1311 : IF NO INTERRUPT OCCURS THEN THE PRIORITY LEVEL OF THE RX11 IS [NOT] = NORMAL

1312 : DEVICE LEVEL OF 5 OR THE DEVICE LEVEL AS SPECIFIED BY THE CONTENTS OF

1313 : LOCATION 'BRLEV:' WHICH MAY HAVE BEEN CHANGED BY THE USER BEFORE PROGRAM

1314 : EXECUTION, BUT MAYBE SOME VALUE LESS THAN THE CONTENTS OF LOCATION 'BRLEV:'.

1315 : NOTE: IF THERE IS NO HARDWARE "PSW" THIS TEST WILL BE SKIPPED.

1316

1317 003310 005001 T3: CLR R1 ;INDICATOR TO CPU PRIORITY

1318 ;ROUTINE TO DROP CPU PRIORITY

1319 ;TO 1 LESS THAN DEVICE LEVEL

1320 003312 013702 001204 MOV KRXVEC, R2

1321 003316 010246 MOV R2,-(SP) ;SAVE INTERRUPT VECTOR FOR

1322 ;ERROR REPORT

1323 003320 012722 003432 MOV #1\$, (R2)+

1324 003324 012722 000340 MOV #PR7, (R2)+

1325 003330 012602 MOV (SP)+,R2 ;RESTORE INTERRUPT VECTOR FOR

1326 ;ERROR REPORT

1327 003332 013746 000004 MOV 4,-(SP) ;SAVE 'BUSERR' TIMEOUT 'PC'

1328 003336 012737 003354 000004 MOV #2\$,4 ;SET TIMEOUT VECTOR

1329 003344 012737 000200 177776 MOV #PR4,PSW ;SET LEVEL TO 4 IF 'PSW' EXISTS

1330 003352 000404 BR 3\$;GO TO RESET VECTOR 4 & DO TEST

1331 003354 022626 2\$: CMP (SP)+,(SP)+ ;CORRECT STACK FROM BUS TIMEOUT

1332 003356 012637 000004 MOV (SP)+,4 ;RESTORE TIMEOUT VECTOR TO 'BUSERR'

1333 003362 000427 BR 4\$;NO HARDWARE PSW - SKIP THIS TEST

1334 003364 012637 000004 3\$: MOV (SP)+,4 ;RESET TIMEOUT VECTOR TO 'BUSERR'

1335 003370 004737 006226 JSR PC,CPUPRI ;CALCULATE PRIORITY LEVEL OF CPU

1336 ;BASED ON CURRENT DEVICE PRIORITY

1337 ;LEVEL RESIDING IN LOC. 'BRLEV'

1338 003374 010046 MOV R0,-(SP) ;PUT NEW PS ON STACK

1339 003376 012746 003404 MOV #64\$,-(SP) ;PUT NEW PC ON STACK

1340 003402 000002 RTI ;POP NEW PC AND PS

1341 003404 64\$: BIS #BIT6, @ RXCS ; SET THE RX01 INTERRUPT ENABLE

1342 003404 052777 000100 175574 NOP

1343 003412 000240 NOP

1344 003414 000240 NOP

1345 003416 013746 000340 MOV PR7,-(SP) ;PUT NEW PS ON STACK

1346 003422 012746 003430 MOV #65\$,-(SP) ;PUT NEW PC ON STACK

1347 003426 000002 RTI ;POP NEW PC AND PS

1348 003430 65\$: ; (R0) = N/A ; (R1) = N/A ; (R2) = N/A

1349

1350

1351 003430 104000 ERROR ;PRIORITY LEVEL IS NOT = CONTENTS

1352 ;OF 'BRLEV:' (NORMALLY 5) BUT

1353 ;MAYBE SOME VALUE LESS THAN THE

1354 ;THE CURRENT CONTENTS OF 'BRLEV:'

1355

1356 ; RETURN TO HERE WITH THE PDP PRIORITY = 7 IF AN RX01 INTERRUPT

1357

1358 003432 000004 1\$: SCOPE

1359 003434 042777 000100 175544 BIC #BIT6, @ RXCS ; CLEAR THE RX11 INTERRUPT ENABLE

1360

1361 003442 000137 004274 4\$: JMP CEXIT ;END OF TEST 3

1362

1363 .SBTTL TEST 4 - INTERRUPT TEST PART IV / PRIORITY VERIFICATION PART II

1364

1365 : THE PURPOSE OF THIS TEST IS TO VERIFY THE PRIORITY OF THE RX11 INTERRUPT REQUEST LINE

1366 : THE PROGRAM SETS THE PDP PRIORITY = THE DEVICE LEVEL, (NORMALLY 5 OR THE CONTENTS OF L)

1367 : NO RX01 INTERRUPTS SHOULD OCCUR

1368 : IF AN INTERRUPT DOES OCCUR THEN THE PRIORITY LEVEL OF THE RX11 IS [NOT]

1369 : = THE NORMAL DEVICE LEVEL OF 5, OR WHATEVER IS THE VALUE IN LOCATION 'BRLEV:'

1370 : BUT MAYBE SOME VALUE GREATER THAN THE CONTENTS OF LOC. 'BRLEV:'

1371 : NOTE: IF THERE IS NO HARDWARE 'PSW' THIS TEST WILL BE SKIPPED.

1372

1373 003446 005001 T4: CLR R1 ;INDICATOR TO CPU PRIORITY ROUTINE

1374 ;TO DROP CPU PRIORITY 1 LEVEL

1375 ;LESS THAN THE DEVICE LEVEL

1376 003450 013702 001204 MOV KRXVEC, R2

1377 003454 010246 MOV R2,-(SP)

1378

1379 003456 012722 003574 MOV #1\$, (R2)+

1380 003462 012722 000340 MOV #PR7, (R2)+

1381 003466 012602 MOV (SP)+,R2

1382

1383 003470 052701 000200 BIS #BIT7,R1

1384

1385

1386 003474 013746 000004 MOV 4,-(SP)

1387 003500 012737 003516 000004 MOV #3\$,4

1388 003506 012737 000240 177776 MOV #PR5,PSW

1389 003514 000404 BR 4\$

1390 003516 022626 CMP (SP)+,(SP)+

1391 003520 012637 000004 MOV (SP)+,4

1392 003524 000430 BR 5\$

1393 003526 012637 000004 MOV (SP)+,4

1394 003532 004737 006226 JSR PC,CPUPRI

1395

1396

1397

1398 003536 010046 MOV R0,-(SP) ;PUT NEW PS ON STACK

1399 003540 012746 003546 MOV #64\$,-(SP) ;PUT NEW PC ON STACK

1400 003544 000002 RTI ;POP NEW PC AND PS

1401 003546 64\$: BIS #BIT6,@RXCS ;SET RX01 INTERRUPT ENABLE

1402 003546 052777 000100 175432 NOP

1403 003554 000240 NOP

1404 003556 000240 MOV PR7,-(SP) ;PUT NEW PS ON STACK

1405 003560 013746 000340 MOV #65\$,-(SP) ;PUT NEW PC ON STACK

1406 003564 012746 003572 RTI ;POP NEW PC AND PS

1407 003570 000002

1408 003572 65\$: BR 2\$

1409 003572 000401

1410

1411 ; RETURN TO HERE WITH THE PDP PRIORITY = 7 IF AN RX01 INTERRUPT

1412 ; (R0) = N/A ; (R1) = N/A ; (R2) = N/A

1413

1414

1415 003574 104000 1\$: ERROR ;PRIORITY LEVEL NOT = TO CONTENTS

1416

OF LOCATION 'BRLEV:' (NORMALLY 5)

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

J 5
MACY11 30A(1052) 29-MAY-79 08:23 PAGE 33

TEST 4 - INTERRUPT TEST PART IV / PRIORITY VERIFICATION PART II

SEQ 0061

1417
1418
1419
1420 003576 000004 2\$: SCOPE ;BUT MAYBE SOME VALUE GREATER THAN
1421 003600 042777 000100 175400 BIC #BIT6, @ RXCS ;THE CONTENTS SPECIFIED BY LOC.
1422 003606 000137 004274 5\$: JMP CEXIT ;'BRLEV:'
; CLEAR THE RX01 INTERRUPT ENABLE
;END OF TEST 4

1423 .SBTTL TEST 5 - INIT [PROGRAMMED] / RST
 1424
 1425 ; THE PURPOSE OF THIS TEST IS TO VERIFY THAT SETTING THE RXCS BIT 14
 1426 ; CAUSES AN RX01 PROGRAMMED SUBSYSTEM INITIALIZE
 1427
 1428 ; THE RXCS SHOULD = 40 (DONE)
 1429
 1430 ; THE RXDB SHOULD = 4, OR 104, OR 204, OR 304
 1431
 1432 003612 052777 040000 175366 T5: BIS #BIT14, @ RXCS : RX01 PROGRAMMED INITIALIZE
 1433 003620 004737 006622 1\$: JSR PC, SDN : WAIT FOR THE DONE BIT
 1434 003624 000775 BR 1\$
 1435 003626 012700 000040 MOV #40, R0 : PROGRAM EXPECTS RXCS = 40 (DONE)
 1436 003632 017701 175350 MOV @ RXCS, R1 : ACTUAL RXCS
 1437 003636 020100 CMP R1, R0
 1438 003640 001401 BEQ 2\$
 1439
 1440 ; (R0) = 40 ; (R1) = ACTUAL RXCS ; (R2) = N/A
 1441
 1442 003642 104000 ERROR : RXCS NOT = 40
 1443

; /*\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:
; /*\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:
; /*\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:

;IF THE FAULT CANNOT BE FOUND ON THE UNIBUS INTERFACE MODULE
;AND/OR THE FAULT IS NOT INHERENT TO THE UNIBUS INTERFACE MODULE
;M7846 THERE IS A POSSIBILITY OF ITS EXISTENCE ON THE READ/WRITE
;MODULE M7727.

NOTE: ONLY APPROX. 30% OF THIS MODULE LENT ITSELF CONDUCIVE TO
 THE FAULT INSERTION PROCESS; ERGO, THE RESOLUTION FOR FAULT
 ANALYSIS OBTAINABLE BY THIS MODULE IS NOT VERY HIGH.
 HOWEVER, ANALYSIS OF THE FOLLOWING AREA/S, IF THIS ERROR
 REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS, SHOULD AT
 LEAST PLACE YOU WITHIN THE RELEVANT AREA ON THE MODULE.

M7727 (READ/WRITE CONTROL)

SIGNAL NAME	REASON	POSSIBLE CHIPS
-----	'J' INPUT LOCKED LOW	E16

; /*\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:
; /*\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:
; /*\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:

1471 003644 104413	2\$: SUBSCOPE	//////////
1472	;	
1473	;	7 6 - - 3 2 1 0 /
1474	;	
1475	;	
1476	;	
1477	;	SEL WRITE INIT PAR /
1478	DRIVE DD PROTECT [DONE]	CRC /

1479 : RDY (N/A) /
 1480 :
 1481 :
 1482 :
 1483 : THE RXDB SHOULD = 4, 104, IF TESTING UNIT 1
 1484 : OR 204, OR 304 IF TESTING UNIT 0 (SEL. DRIVE RDY. BIT SET)
 1485
 1486 003646 012700 000204 MOV #204,R0
 1487 003652 017702 175332 MOV @RXDB,R2
 1488 003656 010201 MOV R2,R1
 1489 003660 042701 000100 BIC #BIT6,R1
 1490 003664 105737 012752 TSTB UNITSEL :CLEAR DELETED DATA BIT
 1491 003670 100404 BMI 38 :WAS UNIT 0 SELECTED
 1492 003672 042701 000200 BIC #BIT7,R1 :UNIT 0 WAS NOT SELECTED
 1493 003676 042700 000200 BIC #BIT7,R0 :CLEAR UNIT 0 RDY BITS
 1494 003702 020100 38: CMP R1, R0
 1495 003704 001401 BEQ 48
 1496
 1497 : (R0) = 4, OR 204
 1498 : (R1) = ACTUAL RXDB MINUS DELETED DATA BIT#6
 1499 : (R2) = ACTUAL RXDB
 1500
 1501 003706 104000 ERROR ; RXDB NOT = 4, OR 104, OR 204, OR 304
 1502

;*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:
;*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:
;*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:

;THE FOLLOWING IS A PRESENTATION OF POSSIBLE REASONS AS TO WHY
;THIS ERROR REPORT WAS GENERATED. THE INFORMATION SHOWN IS
;BASED ON FAULT INSERTION RESULTS, AND SHOULD PROVIDE LOGICAL
;AREAS TO CHECK FOR THE RELEVANT FAULT/S.

;IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS
;ANALYZE THE FOLLOWING AREA/S:

;M7846 (UNIBUS INTERFACE)

SIGNAL NAME	REASON	POSSIBLE CHIPS
RX INIT	STUCK HIGH	E11,E36
IN	STUCK HIGH	E11
BUS D05	STUCK LOW	E1
RX DATA	STUCK LOW	E14
-----	SACK FLOP CLOCK LOCKED LOW	E9
B SER DATA	STUCK LOW	E9
DONE	STUCK HIGH	E22
-----	LOAD PULSE STUCK LOW	E3

;*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:
;*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:
;*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:

CZRXBF0 RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 36
TEST 5 - INIT [PROGRAMMED] / RST

SEQ 0064

1534 : TEST 5 CONT'D - RXCS TEST PART II / RST
1535
1536 : THE PURPOSE OF THIS TEST IS TO VERIFY THE RST COMMAND #12+GO
1537 : AND THAT THE DONE BIT IS CLEARED AFTER THE FUNCTION IS ISSUED.
1538
1539 003712 012777 000013 175266 MOV #13, @ RXCS : RST COMMAND
1540 003720 032777 000040 175260 BIT #BIT5, @ RXCS : TEST DONE BIT (SHOULD = 0)
1541 003726 001404 BEQ 5\$
1542 003730 017701 175252 MOV @ RXCS, R1
1543 003734 005000 CLR R0
1544
1545 : (R0) = 0 ; (R1) = ACTUAL RXCS ; (R2) = N/A
1546
1547 003736 104000 5\$: ERROR : DONE BIT NOT = 0
1548 003740 104413 SUBSCOPE :
1549 003742 004737 006622 9\$: JSR PC, SDN : WAIT FOR DONE FLAG
1550 003746 000775 BR 9\$
1551 003750 012700 000040 MOV #40, R0 : PROGRAM EXPECTS RXCS = 40 (DONE)
1552 003754 017701 175226 MOV @ RXCS, R1 : ACTUAL RXCS
1553 003760 020100 CMP R1, R0
1554 003762 001401 BEQ 10\$
1555
1556 : (R0) = 40 ; (R1) = ACTUAL RXCS ; (R2) = N/A
1557
1558 003764 104000 ERROR : RXCS NOT = 40
1559

:/*\://*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:
:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:
:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:

;THE FOLLOWING IS A PRESENTATION OF POSSIBLE REASONS AS TO WHY
;THIS ERROR REPORT WAS GENERATED. THE INFORMATION SHOWN IS
;BASED ON FAULT INSERTION RESULTS, AND SHOULD PROVIDE LOGICAL
;AREAS TO CHECK FOR THE RELEVANT FAULT/S.

;IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS
;ANALYZE THE FOLLOWING AREA/S:

:M7846 (UNIBUS INTERFACE)

SIGNAL NAME	REASON	POSSIBLE CHIPS
-----	PARITY FLOP CLOCK LOCKED HIGH	E2
-----	PARITY FLOP 'Q' OUTPUT LOCKED HIGH	E2
RX DATA	STUCK LOW	E6

:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*\:
:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*\:
:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:

1586 003766 104413 10\$: SUBSCOPE
1587
1588 : THE RXDB SHOULD = 200 (IF DRIVE 0 IS READY), OR 0 IF UNIT 0 IS NOT SELECTED
1589 : MAYBE 300 (IF DRIVE 0 IS READY AND SECTOR 1 WAS WRITTEN WITH DELETED DATA)

CZRXBFO RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 N 5
TEST 5 - INIT [PROGRAMMED] / RST PAGE 37

SEQ 0065

1590
1591 003770 017702 175214 MOV @ RXDB, R2 ; ACTUAL RXDB
1592 003774 010201
1593 003776 042701 000100 MOV R2, R1
1594 004002 012700 000200 BIC #BIT6, R1 ; CLEAR N/A DELETED DATA BIT
1595 004006 105737 012752 MOV #200,R0 ;EXPECT UNIT 0 RDY SET
1596 004012 100403
1597 004014 042701 000200 TSTB UNITSEL
1598 004020 005000 BMI 11\$
1599 004022 020100 BIC #BIT7,R1 ; UNIT 0 NOT SELECTED
1600 004024 001401 CLR R0 ; DISREGARD RDY BITS
1601
1602 11\$: CMP R1, R0
1603 BEQ 12\$; (R0) = 0 OR 200
1604 ; (R1) = ACTUAL RXDB MINUS DELETED DATA BIT#6
1605 ; (R2) = ACTUAL RXDB
1606 004026 104000 12\$: ERROR ; RXDB NOT = 200, OR NOT = 0
1607 004030 000004 SCOPE
1608 004032 000137 004274 JMP CEXIT ;END OF TEST 5

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 38
TEST 6 - FILL BUFFER TRANSFER LENGTH VERIFICATION

8

SEQ 0066

;THE FOLLOWING IS A PRESENTATION OF POSSIBLE REASONS AS TO WHY
;THIS ERROR REPORT WAS GENERATED. THE INFORMATION SHOWN IS
;BASED ON FAULT INSERTION RESULTS, AND SHOULD PROVIDE LOGICAL
;AREAS TO CHECK FOR THE RELEVANT FAULT/S.

**;IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS
;ANALYZE THE FOLLOWING AREA/S:**

M7846 (UNIBUS INTERFACE)

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 39
TEST 6 - FILL BUFFER TRANSFER LENGTH VERIFICATION

C 6
SEQ 0067

	SIGNAL NAME	REASON	POSSIBLE CHIPS
		PARITY FLOP CAN'T BE CLEARED	E2
1673	004150 104413	3\$: SUBSCOPE	
1674			
1675		: 128 BYTES SHOULD HAVE BEEN TRANSFERRED TO OR FROM THE SECTOR BUFFER	
1676			
1677	004152 022702 000200	CMP #200,R2	
1678	004156 001401	BEQ 2\$	
1679			
1680		: (R0) = N/A ; (R1) = N/A ; (R2) = ACTUAL # OF TRANSFERS	
1681			
1682	004160 104000	ERROR	: INCORRECT TRANSFER LENGTH
1683			

:/\:\/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:

:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:

:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:/*\:

;THE FOLLOWING IS A PRESENTATION OF POSSIBLE REASONS AS TO WHY
;THIS ERROR REPORT WAS GENERATED. THE INFORMATION SHOWN IS
;BASED ON FAULT INSERTION RESULTS, AND SHOULD PROVIDE LOGICAL
;AREAS TO CHECK FOR THE RELEVANT FAULT/S.

;IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS
;ANALYZE THE FOLLOWING AREA/S:

;M7846 (UNIBUS INTERFACE)

	SIGNAL NAME	REASON	POSSIBLE CHIPS
	RX DATA	STUCK LOW	E19,E6
1707	004162 000004	2\$: SCOPE	
1708			
1709	004164 000207	RTS PC	: EXIT SUBROUTINE FBEB

CZRXBF0 RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 40
TEST 10 - EMPTY BUFFER XFER LENGTH AND CONTENT VERIFICATION PART II

D 6
SEQ 0068

1710 .SBTTL TEST 10 - EMPTY BUFFER XFER LENGTH AND CONTENT VERIFICATION PART II
1711
1712 : THE PURPOSE OF THIS TEST IS TO VERIFY THAT THE PREVIOUS EMPTY BUFFER TEST
1713 : DID NOT EMPTY AND DESTROY THE CONTENTS OF THE SECTOR BUFFER
1714 ;NOTE: TEST 6 MUST BE RUN BEFORE THIS TEST.
1715
1716 004166 000240 T10: NOP ; NOP FOR T10 " FAST " DEFINITION
1717
1718 .SBTTL TEST 7 - EMPTY BUFFER XFER LENGTH AND CONTENT VERIFICATION PART I
1719
1720 : THE PURPOSE OF THIS TEST IS TO VERIFY THE TRANSFER LENGTH OF THE FOUNCTION
1721 : 'EMPTY BUFFER' AND ALSO TO VERIFY THE CONTENTS OF THE SECTOR BUFFER
1722 ; NOTE TEST 6 MUST BE RUN BEFORE THIS TEST
1723
1724 004170 004737 004200 T7: JSR PC, T7EMPTY
1725 004174 000137 004274 JMP CEXIT ;END OF TEST 7 OR 10
1726 004200 005002 T7EMPTY: CLR R2
1727 004202 012777 000003 174776 MOV #3, @ RXCS ; ISSUE THE COMMAND TO EMPTY BUFFER
1728 004210 012704 017456 MOV #BUFADR, R4
1729 004214 004737 004112 2\$: JSR PC, FBEB ; SUBROUTINE TO EMPTY BUFFER
1730 004220 000207 RTS PC ; EXIT SUBROUTINE T7EMPTY
1731
1732 : EMPTY BUFFER AND VERIFY THE CONTENTS
1733
1734 004222 112400 MOV B (R4)+, R0 ; EXPECTED CONTENTS OF SECTOR BUFFER
1735 004224 117701 174760 MOV B @ RXDB, R1 ; ACTUAL CONTENTS OF SECTOR BUFFER
1736 004230 005202 INC R2 ; ACTUAL # TRANSFERS TO THIS ERROR
1737 004232 020001 CMP R0, R1
1738 004234 001401 BEQ 1\$
1739
1740 : IF AN ERROR OCCURS:
1741
1742 : (R0) - EXPECTED CONTENTS OF SECTOR BUFFER
1743 : (R1) - ACTUAL CONTENTS FROM SECTOR BUFFER
1744 : (R2) - TOTAL # OF ACTUAL TRANSFERS
1745
1746 004236 104000 ERROR ; DATA " TO " SB NOT = DATA " FROM "
1747

;/*\:/*\:/*\://*\://*\://*\://*\://*\://*\://*\://*\://*\://*\://*\://*\://*\://*\:/

;THE FOLLOWING IS A PRESENTATION OF POSSIBLE REASONS AS TO WHY
;THIS ERROR REPORT WAS GENERATED. THE INFORMATION SHOWN IS
;BASED ON FAULT INSERTION RESULTS, AND SHOULD PROVIDE LOGICAL
;AREAS TO CHECK FOR THE RELEVANT FAULT/S.

;IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS
;ANALYZE THE FOLLOWING AREA/S:

;M7846 (UNIBUS INTERFACE)

SIGNAL NAME	REASON	POSSIBLE CHIPS
RX RUN	STUCK LOW	E24

CZRXBFO RX11 INTERFACE TEST MACY11 30A(1052) 29-MAY-79 08:23 E 6
CZRXBFI.P11 08-MAY-79 14:22 PAGE 41
TEST 7 - EMPTY BUFFER XFER LENGTH AND CONTENT VERIFICATION PART I

SEQ 0069

:LOAD	STUCK LOW	E18
	BINARY COUNTER 'RESET'	
	LOCKED HIGH	E34
:RX DATA	STUCK HIGH	
:BUS D04/D05	STUCK HIGH/LOW	E3
:BUS D02	STUCK HIGH	E1, E4
		E7

:IF THE FAULT CANNOT BE FOUND ON THE UNIBUS INTERFACE MODULE
:AND/OR THE FAULT IS NOT INHERENT TO THE UNIBUS INTERFACE MODULE
:M7846 THERE IS A POSSIBILITY OF ITS EXISTENCE ON THE READ/WRITE
:MODULE M7727.

NOTE: ONLY APPROX. 30% OF THIS MODULE LENT ITSELF CONDUCIVE TO
THE FAULT INSERTION PROCESS; ERGO, THE RESOLUTION FOR FAULT
ANALYSIS OBTAINABLE BY THIS MODULE IS NOT VERY HIGH.
HOWEVER, ANALYSIS OF THE FOLLOWING AREA/S, IF THIS ERROR
REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS, SHOULD AT
LEAST PLACE YOU WITHIN THE RELEVANT AREA ON THE MODULE.

:M7727 (READ/WRITE CONTROL)

SIGNAL NAME	REASON	POSSIBLE CHIPS
-------------	--------	----------------

-----	REPLACE E5	-----
-------	------------	-------

:/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:
:/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:
:/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:

1796	004240	000004	1\$:	SCOPE
1797	004242	000764		BR 2\$
1798				
1799				.SBTTL TEST 12 - FILL/EMPTY BUFFER ALL 1'S
1800				
1801				; PROGRAMMING NOTE: THE FOLLOWING "MOV" INSTEAD OF "INC" FOR LOOPS
1802				
1803	004244	012737	000001	012352 T12: MOV #1, PAT
1804	004252	000402		BR .+6
1805				
1806				.SBTTL TEST 11 - FILL/EMPTY BUFFER ALL 0'S
1807				
1808	004254	005037	012352	T11: CLR PAT
1809	004260	004737	004054	JSR PC, T6FILL
1810	004264	004737	004200	JSR PC, T7EMPTY
1811	004270	000137	004274	JMP CEXIT

:END OF TEST 11 OR 12

CZRXBFO RX11 INTERFACE TEST MACY11 30A(1052) 29-MAY-79 08:23 PAGE 42
CZRXBF.P11 08-MAY-79 14:22 TEST 11 - FILL/EMPTY BUFFER ALL 0'S

SEQ 0070

```

1812 004274 012737 000103 002562 CEXIT: MOV #'C,MX
1813 004302 000137 002200 002562 CEXIT: JMP MORETESTS ;EOP INDICATOR FOR END OF CONTROL TESTS
1814
1815 004306 012737 000104 002562 DEXIT: MOV #'D,MX
1816 004314 000137 002200 002562 DEXIT: JMP MORETESTS ;EOP INDICATOR FOR END OF DRIVE TESTS
1817
1818 .SBTTL TEST 13 DRIVE READY VERIFICATION
1819
1820 ;THIS TEST VERIFIES THAT DRIVE READY WILL SET FOR ALL SELECTED DRIVES.
1821
1822 ;THIS SECTION OF TEST FOR UNIT 0 DRY NO A READ STATUS A FUNCTION
1823
1824 004320 105737 012752 T13: TSTB UNITSEL ;WAS UNIT 0 SELECTED
1825 004324 100020 BPL 2$ ;NO, GO TEST UNIT 1
1826 004326 012777 000013 174652 1$: MOV #13,@RXCS ;READ STATUS A UNIT 0
1827 004334 004737 006622 JSR PC,SDN ;WAIT FOR DONE FLAG
1828 004340 000775 BR 1$ ;EXPECT DRIVE READY TO BE SET
1829 004342 012700 000200 MOV #200,R0 ;ACTUAL RXDB
1830 004346 017702 174636 MOV @RXDB,R2
1831 004352 010201 MOV R2,R1
1832 004354 042701 000100 BIC #BIT6,R1 ;CLEAR DD BIT IF SET
1833 004360 020001 CMP R0,R1 ;WAS "DRY" SET AND INITDONE CLEARED
1834 004362 001401 BEQ 2$ ;WAS "DRY" SET AND INITDONE CLEARED
1835
1836 ;R0 = 200 ; R1 = RXDB MINUS DD BIT ;R2 = ACTUAL RXDB
1837
1838 004364 104000 2$: ERROR
1839 004366 104413 SUBSCOPE
1840
1841 ;TEST FOR UNIT 1 DRIVE READY ON A READ STATUS A FUNCTION
1842
1843 004370 005737 012752 TST UNITSEL ;WAS UNIT 1 SELECTED
1844 004374 100020 BPL 3$ ;NO, GO TO END OF TEST
1845 004376 012777 000033 174602 4$: MOV #33,@RXCS ;READ STATUS A FOR DRIVE 1
1846 004404 004737 006622 JSR PC,SDN ;WAIT FOR DONE FLAG
1847 004410 000775 BR 4$ ;EXPECT "DRY" TO BE SET
1848 004412 012700 000200 MOV #200,R0 ;ACTUAL RXDB
1849 004416 017702 174566 MOV @RXDB,R2
1850 004422 010201 MOV R2,R1
1851 004424 042701 000100 BIC #BIT6,R1 ;CLEAR DD BIT IF ANY
1852 004430 020100 CMP R1,R0 ;IS DRY SET AND INITDONE CLEARED
1853 004432 001401 BEQ 3$ ;WAS "DRY" SET AND INITDONE CLEARED
1854
1855 ;R0 = 200 ; R1 = RXDB MINUS DD BIT ; R2 = ACTUAL RXDB
1856
1857 004434 104000 ERROR

```

:IF THE FAULT CANNOT BE FOUND ON THE UNIBUS INTERFACE MODULE
:AND/OR THE FAULT IS NOT INHERENT TO THE UNIBUS INTERFACE MODULE
:M7846 THERE IS A POSSIBILITY OF ITS EXISTENCE ON THE READ/WRITE
:MODULE M7727.

NOTE: ONLY APPROX. 30% OF THIS MODULE LENT ITSELF CONDUCIVE TO THE FAULT INSERTION PROCESS; ERGO, THE RESOLUTION FOR FAULT ANALYSIS OBTAINABLE BY THIS MODULE IS NOT VERY HIGH. HOWEVER, ANALYSIS OF THE FOLLOWING AREA/S, IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS, SHOULD AT LEAST PLACE YOU WITHIN THE RELEVANT AREA ON THE MODULE.

;M7727 (READ/WRITE CONTROL)

SIGNAL NAME	REASON	POSSIBLE CHIPS
-------------	--------	----------------

NOTE: MAKE SURE THE DRIVES ARE CONNECTED CORRECTLY, THE DISKETTES INSERTED, AND THE DOORS OF THE SELECTED DRIVES ARE CLOSED. IF THESE CONDITIONS ARE NOT SET THERE WILL BE AN ERROR AT THIS POINT.

:SEL DK1	STUCK LOW	E13,E14
:DK1 INDX	STUCK HIGH/LOW	E15
:SEL INDX	STUCK HIGH/LOW	E15
-----	'A2' INPUT STUCK LOW	E15

;/:*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*

;/:*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*

;/:*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*

1896 004436 000004 38: SCOPE
1897 004440 000137 004306 JMP DEXIT

;END OF TEST 13

1898

.SBTTL TEST 14 - ERROR FLAG AND B-CODE VERIFICATION PART I

1899

;THE PURPOSE OF THIS TEST IS TO VERIFY THAT TRYING TO READ A NON-EXISTANT
;SECTOR WILL CAUSE AN ERROR, AND THE CORRECT ERROR CODE WILL BE PUT
;INTO THE RXDB WHEN THE B STATUS IS READ.

1900

;THIS SECTION INSURES THAT ONLY 2 TR FLAGS WERE REQUIRED TO TAKE THE
;DISKETTE ADDRESS, AND THAT AN ERROR DOES EXIST.

1901

1902

1903

1904

1905

1906

1907

1908

1909

1910

1911

1912

1913

1914

1915

1916

1917

1918

1919

1920

1921

1922

1923

1924

004444 005002	T14:	CLR R2	
004446 005000		CLR R0	
004450 105737 012752		TSTB UNITSEL	:IS UNIT 0 SELECTED
004454 100004		BPL 10\$	
004456 012777 000007 174522		MOV #7, @RXCS	
		BR 11\$:SET READ SECTOR FUNCTION AND GO
		MOV #27, @RXCS	
		JSR PC,ILLADR	
		BR 1\$	
		MOV #100040, R0	
		MOV @RXCS,R1	
		CMP R0,R1	
		BEQ 2\$	

;R0 = 100040 ; R1 = ACTUAL RXCS ; R2 = # OF TR FLAGS

004516 104000 1\$: ERROR

/*://*://*://*://*://*://*://*://*://*://*://*://*://*://*:
/*://*://*://*://*://*://*://*://*://*://*://*://*://*://*:
/*://*://*://*://*://*://*://*://*://*://*://*://*://*:
/*://*://*://*://*://*://*://*://*://*://*://*://*://*:

;THE FOLLOWING IS A PRESENTATION OF POSSIBLE REASONS AS TO WHY
;THIS ERROR REPORT WAS GENERATED. THE INFORMATION SHOWN IS
;BASED ON FAULT INSERTION RESULTS, AND SHOULD PROVIDE LOGICAL
;AREAS TO CHECK FOR THE RELEVANT FAULT/S.

;IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS
;ANALYZE THE FOLLOWING AREA/S:

;M7846 (UNIBUS INTERFACE)

SIGNAL NAME	REASON	POSSIBLE CHIPS
BUS D15	STUCK HIGH	E14,E9,E40,E24
RX RUN	STUCK LOW	E41

/*://*://*://*://*://*://*://*://*://*://*://*:
/*://*://*://*://*://*://*://*://*://*://*://*:
/*://*://*://*://*://*://*://*://*://*://*://*:
/*://*://*://*://*://*://*://*://*://*://*://*:

1949 004520 104413 2\$: SUBSCOPE
1950
1951
1952
1953 ;T14 CONT. - THIS SECTION TESTS THAT NO PARITY OR CRC ERROR OCCURRED
;ON PREVIOUS FUNCTION.

CZRXBF0 RX11 INTERFACE TEST MACY11 30A(1052) 29-MAY-79 08:23 1⁶ PAGE 45
CZRXBF.P11 08-MAY-79 14:22 TEST 14 - ERROR FLAG AND B-CODE VERIFICATION PART 1

SEQ 0073

```

1954 004522 005000
1955 004524 017702 174460
1956 004530 010201
1957 004532 042701 000100
1958 004536 020001
1959 004540 001401
1960
1961
1962
1963 004542 104000
1964 004544 104413
1965
1966
1967 :T14 CONT. - THIS SECTION TESTS THAT NO ERROR CONDITIONS EXIST ON A
1968 :READ STATUS B FUNCTION.
1969 004546 012777 000017 174432
1970 004554 004737 006622
1971 004560 000775
1972 004562 005777 174420
1973 004566 100007
1974 004570 012700 000040
1975 004574 017701 174406
1976 004600 017702 174404
1977
1978 ;R0 = 40 ; R1 = RXCS ; R2 = RXDB
1979
1980 004604 104000
1981 004606 104413
1982
1983 :T14 CONT. - THIS SECTION TESTS THE B-CODE FOR " CAN'T FIND SECTOR "
1984
1985 004610 012700 000070
1986 004614 017701 174370
1987 004620 005002
1988 004622 020001
1989 004624 001401
1990
1991 ;R0 = 70 ; R1 = ACTUAL B-CODE ; R2 = N/A
1992
1993 004626 104000
1994

CLR R0
MOV @RXDB,R2
MOV R2,R1
BIC #BIT6,R1
CMP R0,R1
BEQ 3$ ;STATUS A SHOULD BE CLEAR

;R0 = 0 ; R1 = RXDB MINUS DD BIT ; R2 = ACTUAL RXDB

3$: ERROR
SUBSCOPE

;SET READ STATUS B FUNCTION
;WAIT FOR DONE FLAG
;IS THE ERROR BIT SET
;NO, GO ON TO NEXT SECTION
;YES, SET UP FOR ERROR

;RXCS NOT = 40

;IS THE B-CODE = 70

;RXDB NOT = 70

```

:IF THE FAULT CANNOT BE FOUND ON THE UNIBUS INTERFACE MODULE
:AND/OR THE FAULT IS NOT INHERENT TO THE UNIBUS INTERFACE MODULE
:M7846 THERE IS A POSSIBILITY OF ITS EXISTENCE ON THE READ/WRITE
:MODULE M7727.

NOTE: ONLY APPROX. 30% OF THIS MODULE LENT ITSELF CONDUCIVE TO THE FAULT INSERTION PROCESS; ERGO, THE RESOLUTION FOR FAULT ANALYSIS OBTAINABLE BY THIS MODULE IS NOT VERY HIGH. HOWEVER, ANALYSIS OF THE FOLLOWING AREA/S, IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS, SHOULD AT

CZRXBFO RX11 INTERFACE TEST MACY11 30A(1052) 29-MAY-79 08:23 PAGE 46
CZRxBF.P11 08-MAY-79 14:22 TEST 14 - ERROR FLAG AND B-CODE VERIFICATION PART I

J 6
SEQ C074

LEASE PLACE YOU WITHIN THE RELEVANT AREA ON THE MODULE.

:M7727 (READ/WRITE CONTROL)

SIGNAL NAME	REASON	POSSIBLE CHIPS
:INIT	STUCK HIGH	E16
:SEL TRK 0	STUCK HIGH	E15
:DK1 TRK 0	STUCK HIGH	E15
:SEL DKO	STUCK LOW	E15,E14,E13
:WT GATE	STUCK HIGH	E5
:SEL WT PROT	STUCK LOW	E5
:RAW DATA	STUCK HIGH/LOW	E14
:STEP	STUCK LOW	E14
-----	REPLACE E4	-----

:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:/:*\:/:*\:/:*\:
:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:/:*\:/:*\:
:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:/:*/:*\:/:*\:/:*

2030 004630 000004
2031 004632 000137 004306
2032

6\$: SCOPE
JMP DEXIT

;END OF TEST 14

2033 .SBTTL TEST 15 - ERROR FLAG AND B-CODE VERIFICATION PART II

2034

2035 ;THIS TEST VERIFIES THAT TRYING TO WRITE, USING DELETED DATA MODE, ON A

2036 ;NON-EXISTANT SECTOR WILL PRODUCE AN ERROR AND THE CORRECT B-CODE IS PRODUCED

2037 ;THIS SECTION SENDS OUT AN ILLEGAL SECTOR ADDRESS AND EXPECTS AN ERROR

2038 ; NOTE TEST 14 MUST BE RUN BEFORE THIS TEST

2039

2040 004636 005000 T15: CLR R0

2041 004640 005002 CLR R2

2042 004642 105737 012752 TSTB UNITSEL ;WAS UNIT 0 SELECTED

2043 004646 100004 BPL 10\$

2044 004650 012777 000015 174330 MOV #15,@RXCS ;SET WRITE DELETED DATA FUNCTION

2045 004656 000403 BR 11\$

2046 004660 012777 000035 174320 10\$: MOV #35,@RXCS ;SEND WTR DD FUNCTION TO UNIT 1

2047 004666 004737 005134 11\$: JSR PC,ILLADR ;SEND THE ILLEGAL SECTOR ADDRESS

2048 004672 000406 BR 1\$;PREMATURE ERROR CONDITION

2049 004674 012700 100040 MOV #100040,R0 ;EXPECT ERROR AND DONE FLAGS

2050 004700 017701 174302 MOV @RXCS,R1

2051 004704 020001 CMP R0,R1

2052 004706 001401 BEQ 2\$

2053

2054 ;R0 = 100040 ;R1 = ACTUAL RXCS ; R2 = # OF TR FLAGS

2055

2056 004710 104000 1\$: ERROR ;RXCS NOT = 100040

2057 004712 104413 2\$: SUBSCOPE

2058

2059 ;T15 CONT. - THIS SECTION TESTS THAT THERE IS NO PARITY, CRC ERROR

2060 ;AND THAT THE DELETED DATA BIT IS SET.

2061

2062 004714 005002 CLR R2

2063 004716 012700 000100 MOV #100,R0 ;EXPECT DELETED DATA BIT TO BE SET

2064 004722 017701 174262 MOV @RXDB,R1

2065 004726 020001 CMP R0,R1

2066 004730 001401 BEQ 3\$

2067

2068 ; R0 = 100 ; R1 = ACTUAL RXDB ; R2 = N/A

2069 004732 104000 3\$: ERROR ;DELETED DATA NOT SET OR OTHER ERRORS

2070 004734 104413 3\$: SUBSCOPE

2071

2072 ;T15 CONT. - THIS SECTION TESTS FOR THE B-CODE FOR ILLEGAL SECTOR.

2073

2074 004736 012777 000017 174242 4\$: MOV #17,@RXCS ;SET READ STATUS B FUNCTION

2075 004744 004737 006622 JSR PC,SDN ;WAIT FOR DONE FLAG

2076 004750 000775 BR 4\$

2077 004752 012700 000070 MOV #70,R0

2078 004756 017701 174226 MOV @RXDB,R1

2079 004762 020001 CMP R0,R1

2080 004764 001401 BEQ 5\$

2081

2082 ; R0 = 70 ; R1 = ACTUAL B-CODE ; R2 = N/A

2083 004766 104000 5\$: ERROR ;RXDB NOT = 70

2084 004770 000004 SCOPE

2085 004772 000137 004306 JMP DEXIT ;END OF TEST 15

CZRXBF0 RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22

L 6
MACY11 30A(1052) 29-MAY-79 08:23 PAGE 48
TEST 16 - ERROR FLAG AND B-CODE VERIFICATION PART III

SEQ 0076

2086 .SBTTL TEST 16 - ERROR FLAG AND B-CODE VERIFICATION PART III!
2087
2088 :THIS TEST VERIFIES THAT A WRITE FUNCTION TO A NON-EXISTANT SECTOR WILL
2089 :PRODUCE AN ERROR AND A B-CODE OF 70. THE DELETED DATA BIT SHOULD ALSO BE CLEARED
2090 :THIS SECTION TRANSFERS AN ILLEGAL SECTOR ADDRESS FOR A WRITE FUNCTION
2091 : NOTE TEST 14 MUST BE RUN BEFORE THIS TEST
2092
2093 004776 005000 T16: CLR R0
2094 005000 005002 CLR R2
2095 005002 105737 012752 TSTB UNITSEL ;WAS UNIT 0 SELECTED
2096 005006 100004 BPL 10\$
2097 005010 012777 000005 174170 MOV #5,@RXCS ;SET THE WRITE FUNCTION
2098 005016 000403 BR 11\$
2099 005020 012777 000025 174160 10\$: MOV #25,@RXCS ;SEND WRITE FUNCTION TO UNIT 1
2100 005026 004737 005134 11\$: JSR PC,ILLADR ;SEND THE ILLEGAL ADDRESS
2101 005032 000406 BR 1\$;PREMATURE ERROR CONDITION
2102 005034 012700 100040 MOV #100040,R0 ;EXPECT ERROR AND DONE BITS SET
2103 005040 017701 174142 MOV @RXCS,R1
2104 005044 020001 CMP R0,R1
2105 005046 001401 BEQ 2\$
2106
2107 ; R0 = 100040 ; R1 = ACTUAL RXCS ; R2 = # OF TR FLAGS
2108
2109 005050 104000 1\$: ERROR
2110 005052 104413 2\$: SUBSCOPE
2111
2112 :T16 CONT. - TESTS FOR NO PARITY, CRC ERRORS, AND NO DELETED DATA BIT
2113
2114 005054 005002 CLR R2
2115 005056 005000 CLR R0 ;NO BITS SHOULD BE SET IN THE RXDB
2116 005060 017701 174124 MOV @RXDB,R1
2117 005064 020001 CMP R0,R1
2118 005066 001401 BEQ 3\$
2119
2120 ; R0 = 0 ; R1 = ACTUAL RXDB ; R2 = N/A
2121 005070 104000 3\$: ERROR ;SOME BIT IS SET IN THE RXDB
2122 005072 104413 SUBSCOPE
2123
2124 :T16 CONT. - TEST FOR CORRECT B-CODE FOR ILLEGAL SECTOR ADDRESS
2125
2126 005074 012777 000017 174104 4\$: MOV #17,@RXCS ;SET READ STATUS B FUNCTION
2127 005102 004737 006622 JSR PC,SDN ;WAIT FOR DONE FLAG
2128 005106 000775 BR 4\$
2129 005110 012700 000070 MOV #70,R0
2130 005114 017701 174070 MOV @RXDB,R1
2131 005120 020001 CMP R0,R1 ;IS B-CODE = 70
2132 005122 001401 BEQ 5\$;YES, CONTINUE
2133
2134 ; R0 = 70 ; R1 = ACTUAL RXDB ; R2 = N/A
2135 005124 104000 5\$: ERROR
2136 005126 000004 SCOPE
2137 005130 000137 004306 JMP DEXIT ;END OF TEST 16

2138
 2139 :GENERATE AN ILLEGAL SECTOR ADDRESS
 2140
 2141 005134 004737 006606 ILLADR: JSR PC,STR :LOOK FOR A TR FLAG
 2142 005140 000402 BR 2\$: NO TR FLAG, IS DCNE SET
 2143 005142 005202 INC R2 :TR FLAG COUNTER
 2144 005144 000404 BR 3\$:
 2145 005146 004737 006622 2\$: JSR PC,SDN :LOOK FOR DONE FLAG
 2146 005152 000770 BR ILLADR :NOT DONE RECHECK TR FLAG
 2147 005154 000430 BR 1\$: DONE IS SET TOO EARLY GO TO ERROR
 2148 005156 005077 174026 3\$: CLR @RXDB :0 SECTOR ADDRESS (ILLEGAL)
 2149 005162 004737 006606 7\$: JSR PC,STR :LOOK FOR SECOND TR FLAG
 2150 005166 000402 BR 5\$: NOT TR, IS IT DONE
 2151 005170 005202 INC R2 :
 2152 005172 000404 BR 6\$: TR FLAG SEND TRACK ADDRESS
 2153 005174 004737 006622 5\$: JSR PC,SDN :LOOK FOR DONE FLAG
 2154 005200 000770 BR 7\$: NOT DONE, RECHECK TR FLAG
 2155 005202 000415 BR 1\$: DONE TOO SOON GO TO ERROR
 2156 005204 005077 174000 6\$: CLR @RXDB :SEND TRACK ADDRESS OF 0
 2157 005210 004737 006606 11\$: JSR PC,STR :ARE THERE ANY MORE TR FLAGS
 2158 005214 000402 BR 10\$: NO, LOOK FOR DONE
 2159 005216 005202 INC R2 :YES
 2160 005220 000406 BR 1\$: TOO MANY TR FLAGS OR MICROCONTROLLER
 2161 : DID NOT DETECT THE ERROR
 2162 005222 004737 006622 10\$: JSR PC,SDN :LOOK FOR DONE FLAG
 2163 005226 000770 BR 11\$: NOT DONE RETEST TR FLAG
 2164 005230 062716 000002 ADD #2,ASP
 2165 005234 000207 4\$: RTS PC
 2166 005236 017701 173744 1\$: MOV @RXCS,R1
 2167 005242 000774 BR 4\$

2168
 2169 .SBTTL TEST 17 - ILLEGAL TRACK ERROR VERIFICATION
 2170
 2171 ;THIS TEST VERIFIES THAT IF A TRACK ADDRESS LARGER THAN 114 (OCTAL) IS
 2172 ;ACCESSED, AN ERROR CONDITION WILL EXIST, AND A B-CODE WILL = 40
 2173
 2174 005244 005002 T17: CLR R2
 2175 005246 005000 CLR R0
 2176 005250 012777 000007 173730 MOV #7,@RXCS
 2177 005256 004737 006606 3\$: JSR PC,STR ;SET READ FUNCTION
 2178 005262 000401 BR 1\$;LOOK FOR TR FLAG
 2179 005264 000410 BR 2\$;NO TR FLAG CHECK DONE
 2180 005266 004737 006622 1\$: JSR PC,SDN
 2181 005272 000771 BR 3\$
 2182 005274 017701 173706 MOV @RXCS,R1 ;DONE OCCURRED TOO SOON SET UP FOR ERROR
 2183 005300 017702 173704 MOV @RXDB,R2
 2184 005304 000433 BR 4\$
 2185 005306 012777 000001 173674 2\$: MOV #1,@RXDB ;SEND LEGAL SECTOR ADDRESS
 2186 005314 004737 006606 5\$: JSR PC,STR ;LOOK FOR TR FLAG
 2187 005320 000401 BR 6\$
 2188 005322 000410 BR 7\$
 2189 005324 004737 006622 6\$: JSR PC,SDN
 2190 005330 000771 BR 5\$
 2191 005332 017701 173650 MOV @RXCS,R1 ;DONE SET TOO EARLY
 2192 005336 017702 173646 MOV @RXDB,R2
 2193 005342 000414 BR 4\$
 2194 005344 012777 000115 173636 7\$: MOV #115,@RXDB ;SEND ILLEGAL TRACK ADDRESS
 2195 005352 004737 006622 10\$: JSR PC,SDN ;WAIT FOR DONE ON THE ERROR
 2196 005356 000775 BR 10\$
 2197 005360 012700 100040 MOV #100040,R0 ;EXPECT ERROR AND DONE SET
 2198 005364 017701 173616 MOV @RXCS,R1
 2199 005370 020001 CMP R0,R1
 2200 005372 001401 BEQ 11\$
 2201
 2202 ;TWO ERROR CONDITIONS TO REPORT
 2203 ;IF R0 = 0 THEN R1 = RXCS ;R2 = RXDB ON A DONE TOO SOON ERROR
 2204 ;IF R0 = 100040 THEN R1 = ACTUAL RXCS ; R2 = N/A
 2205
 2206 005374 104000 4\$: ERROR ;DONE SET TOO SOON OR NO ERROR OCCURRED
 2207

;/*\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:
;/*\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:
;/*\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:/*\:\:

;THE FOLLOWING IS A PRESENTATION OF POSSIBLE REASONS AS TO WHY
;THIS ERROR REPORT WAS GENERATED. THE INFORMATION SHOWN IS
;BASED ON FAULT INSERTION RESULTS, AND SHOULD PROVIDE LOGICAL
;AREAS TO CHECK FOR THE RELEVANT FAULT/S.

;IF THIS ERROR REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS
;ANALYZE THE FOLLOWING AREA/S:

;M7846 (UNIBUS INTERFACE)

SIGNAL NAME	REASON	POSSIBLE CHIPS
-------------	--------	----------------

INT ENB FLOP CLOCK LOCKED HIGH E40

```
:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:  
:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:  
:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:/\*/:  
  
2231 005376 104413 11$: SUBSCOPE  
2232  
2233 ;T17 CONT. - TEST THAT THERE WERE NO OTHER ERRORS THAN THE ILLEGAL TRACK ERROR EXPECTED  
2234 ;AND THAT THE DELETED DATA BIT WAS CLEARED BY TEST 16.  
2235  
2236 005400 005000 CLR R0 ;DD BIT CLEARED IN TEST 16 SO RXDB = 0  
2237 005402 005002 CLR R2  
2238 005404 017701 173600 MOV @RXDB,R1  
2239 005410 020001 CMP R0,R1  
2240 005412 001401 BEQ 12$  
2241  
2242 ; R0 = 0 ; R1 = ACTUAL RXDB ; R2 = N/A  
2243  
2244 005414 104000 12$: ERROR  
2245 005416 104413 SUBSCOPE  
2246  
2247 ;T17 CONT. - VERIFIES THAT READ STATUS B HAS NO ERRORS  
2248  
2249 005420 012777 000017 173560 13$: MOV #17,@RXCS ;SET READ STATUS B FUNCTION  
2250 005426 004737 006622 JSR PC,SDN ;WAIT FOR DONE FLAG  
2251 005432 000775 BR 13$  
2252 005434 005777 173546 TST @RXCS ;WAS THERE AN ERROR ON THIS FUNCTION  
2253 005440 100007 BPL 14$ ;NO  
2254 005442 012700 000040 MOV #40,R0  
2255 005446 017701 173534 MOV @RXCS,R1  
2256 005452 017702 173532 MOV @RXDB,R2  
2257  
2258 ; R0 = 40 (DONE) ; R1 = ACTUAL RXCS ; R2 = ACTUAL RXDB  
2259  
2260 005456 104000 14$: ERROR ;THERE WAS AN ERROR NO READ STATUS B  
2261 005460 104413 SUBSCOPE  
2262 005462 005002 CLR R2  
2263 005464 012700 000040 MOV #40,R0 ;B-CODE FOR ILLEGAL TRACK ADDRESS  
2264 005470 017701 173514 MOV @RXDB,R1  
2265 005474 020001 CMP R0,R1  
2266 005476 001401 BEQ 15$ ;B-CODE IS CORRECT  
2267  
2268 ; R0 = 40 ; R1 = ACTUAL B-CODE ; R2 = N/A  
2269  
2270 005500 104000 15$: ERROR  
2271 005502 000004 SCOPE  
2272 005504 000137 004306 JMP DEXIT ;END OF TEST 17
```

2273
 2274 .SBTTL TEST 20 - SEEK VERIFICATION VIA READ FUNCTION
 2275
 2276 : THE PURPOSE OF THIS TEST IS TO DO A READ FUNCTION ON ALL
 2277 : SECTORS OF VARIOUS TRACKS ON THE DISKETTE. THIS WILL TEST FOR SEEK ERRORS
 2278 : FOR THOSE TRACK POSITIONS. UNLESS OTHERWISE SELECTED (IN OD/ID) THE TRACKS
 2279 : ACCESSED ARE 0 (OD), 52, 53 (BOTH SIDES OF THE WRITE CURRENT CHANGE), AND 114 (ID).
 2280
 2281
 2282 005510 T20:
 2283

:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:
 :/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:
 :/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:
 ;

: IF THE DIAGNOSTIC GIVES AN ERROR REPORT WITH A FORMAT OF
 : 'TEST PC=' WHERE THE 'PC' IS WITHIN THE RANGE OF THIS TEST
 : THEN THE POSSIBLE CHIPS VERSUS THE 'B' CODE (INTERPRETIVE
 : ERROR CODE) PRINTED ARE AS FOLLOWS:

IF 'B' CODE WAS	POSSIBLE CHIPS
120	E5,E6
150	E13,E14,E16,E17
200	E5,E6

:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:
 :/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:
 :/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:*\:/*/:
 ;

2305 005510 013702 001204	MOV KRXVEC,R2	SET UP INTERRUPT ADDRESSES
2306 005514 012722 011554	MOV #INTSERV,(R2)+	
2307 005520 012722 000340	MOV #PR7,(R2)+	
2308 005524 004737 007010	JSR PC,RDONLY	DO THE READ FUNCTION
2309 005530 000137 004306	JMP DEXIT	END OF TEST 20

2311 .SBTTL TEST 21 - WRITE TEST
 2312
 2313

2314 : THE PURPOSE OF THIS TEST IS TO WRITE ALL ONES ON SECTOR 1 TRACK 1.
 2315 : AND VERIFY THAT THE DATA IN THE SECTOR BUFFER IS NOT MODIFIED.

2317 005534 012737 000001 013154	T21: MOV #1,TARGET	
2318 005542 012737 000001 013444	MOV #1,TSECTOR	
2319 005550 004737 012662	JSR PC,GETUNIT	
2320 005554 012737 000001 012352	MOV #1,PAT	
2321 005562 004737 012306	JSR PC,GETPATTERN	
2322 005566 004737 011014	JSR PC,ADJSUM	SET CHECK SUM VALUES
2323 005572 005002	CLR R2	
2324 005574 012777 000001 173404	MOV #1,@RXCS	
2325 005602 004737 004112	JSR PC,FBEB	SET FILL BUFFER FUNCTION
2326 005606 000404	BR 2\$	
2327 005610 112077 173374	- MOVB (R0)+,@RXDB	
2328 005614 005202	INC R2	

CZRXBFO RX11 INTERFACE TEST MACY11 30A(1052) 29-MAY-79 08:23 D 7
CZRXBFI.P11 08-MAY-79 14:22 TEST 21 - WRITE TEST PAGE 53

SEQ 0081

2329 005616 000771 BR 1\$
2330 005620 012737 000005 007730 2\$: MOV #5,FUNCTION
2331 005626 004737 005636 JSR PC,T21X
2332 005632 000137 004306 JMP DEXIT

:SET WRITE FUNCTION
:GO ISSUE THE COMMAND
:END OF TEST 21

2333 005636 004737 007662 T21X: JSR PC,COMMWORD
2334 005642 004737 006622 3\$: JSR PC,SDN
2335 005646 000775 BR 3\$
2336 005650 005777 173332 TST @RXCS
2337 005654 100013 BPL 4\$
2338 005656 017701 173326 MOV @RXDB,R1
2339 005662 012777 000017 173316 MOV #17,@RXCS
2340 005670 004737 006622 5\$: JSR PC,SDN
2341 005674 000775 BR 5\$
2342 005676 017702 173306 MOV @RXDB,R2
2343 ;SAVE STATUS B
2344 ;R0 = ADDR OF LAST DATA BYTE ; R1 = STATUS A ; R2 = STATUS B
2345
2346 005702 104000 ERROR
2347

:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:
:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:
:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:/*\:\/*\:

;IF THE FAULT CANNOT BE FOUND ON THE UNIBUS INTERFACE MODULE
;AND/OR THE FAULT IS NOT INHERENT TO THE UNIBUS INTERFACE MODULE
;M7846 THERE IS A POSSIBILITY OF ITS EXISTENCE ON THE READ/WRITE
;MODULE M7727.

NOTE: ONLY APPROX. 30% OF THIS MODULE LENT ITSELF CONDUCIVE TO
THE FAULT INSERTION PROCESS; ERGO, THE RESOLUTION FOR FAULT
ANALYSIS OBTAINABLE BY THIS MODULE IS NOT VERY HIGH.
HOWEVER, ANALYSIS OF THE FOLLOWING AREA/S, IF THIS ERROR
REPORT WAS THE 1ST GIVEN IN A SERIES OF ERRORS, SHOULD AT
LEAST PLACE YOU WITHIN THE RELEVANT AREA ON THE MODULE.

;M7727 (READ/WRITE CONTROL)

SIGNAL NAME	REASON	POSSIBLE CHIPS
:WT DATA	STUCK LOW/HIGH	E5
:WT GATE	STUCK LOW	E13

:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:
:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:
:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:/*/:

2376 005704 104413 4\$: SUBSCOPE
2377 005706 005000 CLR R0
2378 005710 005001 CLR R1
2379 005712 004737 004200 JSR PC,T7EMPTY
2380 005716 000207 RTS PC ;EMPTY BUFFER AND CHECK CONTENTS

2381 .SBTTL TEST 22 - INITIALIZE IMPLIED READ
2382 ;AFTER PREVIOUSLY WRITING A PATTERN ON SECTOR 1 TRACK 1, THIS TEST
2383 ;CHANGES THE CONTENTS OF THE SECTOR BUFFER AND DOES A PROGRAMMED INITIALIZE.
2384 ;AFTER WHICH THE SECTOR BUFFER MUST AGAIN CONTAIN THE DATA PREVIOUSLY
2385 ;WRITTEN ON THAT SECTOR AND TRACK.
2386 ;NOTE: THIS TEST WILL ONLY WORK IF UNIT 0 IS SELECTED AND ON LINE.
2387
2388

2389 005720 105737 012752 T22: TSTB UNITSEL ;IF UNIT 0 IS NOT SELECTED SKIP THIS TEST
2390 005724 100022 012352 BPL 2\$
2391 005726 005037 012352 CLR PAT
2392 005732 004737 004054 JSR PC,T6FILL
2393 005736 005237 012352 INC PAT ;LOAD THE SECTOR BUFFER WITH 0
2394 005742 004737 012306 JSR PC,GETPATTERN ;RELOAD CORE BUFFER WITH 1'S
2395 005746 004737 011014 JSR PC,ADJSUM
2396 005752 052777 040001 BIS #RECAL,0RXCS ;SET THE INIT. BIT
2397 005760 004737 006622 173226 JSR PC,SDN
2398 005764 000775 1\$: BR 1\$
2399 005766 004737 004200 JSR PC,T7EMPTY ;EMPTY THE SECTOR BUFFER AND CHECK IT.
2400 005772 000137 004306 2\$: JMP DEXIT ;END OF TEST 22
2401
2402
2403 .SBTTL TEST 23 - READ TEST
2404
2405 ;THIS TEST VERIFIES THAT A READ FUNCTION DOES IN FACT LOAD THE SECTOR
2406 ;BUFFER WITH DATA READ FROM THE SELECTED ADDRESS.
2407

2408 005776 005037 012352 T23: CLR PAT ;LOAD SECTOR BUFFER WITH 0'S
2409 006002 004737 004054 JSR PC,T6FILL
2410 006006 005237 012352 INC PAT
2411 006012 004737 012662 JSR PC,GETUNIT
2412 006016 004737 012306 JSR PC,GETPATTERN ;RELOAD CORE BUFFER WITH 1'S
2413 006022 004737 011014 JSR PC,ADJSUM ;SET UP FOR CHECK SUM
2414 006026 012737 000007 MOV #7,FUNCTION ;SET READ FUNCTION AND GO
2415 006034 004737 005636 JSR PC,T21X ;ISSUE COMMAND, WAIT FOR DONE, & TEST DATA
2416 006040 000137 004306 007730 JMP DEXIT ;END OF TEST 23

2417

2418

2419

2420

2421

2422

2423

.SBTTL TEST 24 - DATA TRANSFER AND VERIFICATION

;THE PURPOSE OF THIS TEST IS TO WRITE THEN READ AND VERIFY DATA
;ON ALL SECTORS OF THE SELECTED TRACKS. THE TEST ALTERNATES BETWEEN
;DRIVES ON THE SELECTED TRACKS. DATA PATTERN IS A FLOATING 0.

2424 006044 012737 000002 012352	T24: MOV #2,PAT	;SET DATA PATTERN TO FLOATING 0
2425 006052 013702 001204	MOV KRXVEC,R2	;SET INTERRUPT ADDRESSES
2426 006056 012722 011554	MOV #INTSERV,(R2)+	
2427 006062 012712 000340	MOV #PR7,(R2)	
2428 006066 004737 007040	JSR PC,DRVSWP	;GO TRANSFER THE DATA
2429 006072 000137 004306	JMP DEXIT	;END OF TEST 24 OR 25

2430

2431

2432

2433

.SBTTL TEST 25 - DATA TRANSFER AND VERIFICATION VIA DELETED DATA MODE

;THIS TEST TRANSFERS DATA JUST LIKE TEST 24 EXCEPT IT USES THE
;DELETED DATA FORMAT AND A DATA PATTERN OF FLOATING 1.

2437 006076 012737 000003 012352	T25: MOV #3,PAT	;SET DATA PATTERN TO FLOATING 1
2438 006104 000137 006052	JMP T24X	;GO TRANSFER THE DATA

2439

2440

2441

.SBTTL TEST 26 - HEAD "HOME" TEST

;THIS TEST MOVES THE HEAD OUT TO TRACK 12 (OCTAL) AND THEN WRITES/READ CHECKS
;ALL SECTORS (RANDOM DATA) ON EACH TRACK. THE TRACK SEQUENCE
;IS DECREMENTED BACK TO TRACK 0 (HOME). AFTER COMPLETING
;DRIVE 0 IT SWITCHES OVER TO DRIVE 1 DOING THE SAME TEST.

2448 006110 052737 000200 013164	T26: BIS #BIT7,SEQUEN	;SPECIAL DECREMENT SEQUENCE
2449 006116 012737 000007 012352	MOV #7,PAT	;SELECT RANDOM DATA
2450 006124 013702 001204	MOV KRXVEC,R2	
2451 006130 012722 011554	MOV #INTSERV,(R2)+	
2452 006134 012712 000340	MOV #PR7,(R2)	
2453 006140 004737 007114	JSR PC,WTRDCK	
2454 006144 042737 000200 013164	BIC #BIT7,SEQUEN	
2455 006152 000137 004306	JMP DEXIT	;END OF TEST 26

2456
 2457 ;THE FOLLOWING SECTION OF CODE WILL ALLOW PROVIDING INFORMATION
 2458 ;TO THE USER WHEN AN 'UNEXPECTED' BUS TIMEOUT TO LOCATION 4 OCCURS
 2459

2460 006156 104401 017007	BUSERR: TYPE, LOC4M	;TYPE MESSAGE INDICATING AN ;UNEXPECTED BUS TIMEOUT OCCURRED
2461 006162 012646	MOV (SP)+,-(SP)	;SAVE (SP)+ FOR TIMEOUT
2462 006164 104403	TYPOS	;SETUP TO TYPE PC WHERE TIMEOUT OCCURRED
2463 006166 006	.BYTE 6	;GO TYPE--OCTAL ASCII
2464 006167 000	.BYTE 0	;TYPE 6 DIGITS
2465 006170 104401 017122	TYPE, PCM	;SUPPRESS LEADING ZEROS
2466 006174 012716 002504	MOV #REBEGIN,(SP)	;TYPE MESSAGE '=PC' ;SET RETURN 'PC' TO START THE ;PROGRAM OVER AGAIN
2467 006200 000002	RTI	;RETURN TO BEGINNING OF PROGRAM

2471

2472 ;THE FOLLOWING SECTION OF CODE WILL ALLOW PROVIDING INFORMATION
 2473 ;TO THE USER WHEN AN 'UNEXPECTED' RESERVED INSTRUCTION TRAP TO LOCATION
 2474 ;10 OCCURS
 2475

2476 006202 104401 017054	RESERR: TYPE, LOC10M	;TYPE MESSAGE INDICATING AN ;UNEXPECTED RESERVED INSTRUCTION ;TRAP OCCURRED
2477 006206 012646	MOV (SP)+,-(SP)	;SAVE (SP)+ FOR TIMEOUT
2478 006210 104403	TYPOS	;SETUP TO TYPE PC WHERE RESERVED TRAP OCCURRED
2479 006212 006	.BYTE 6	;GO TYPE--OCTAL ASCII
2480 006213 000	.BYTE 0	;TYPE 6 DIGITS
2481 006214 104401 017122	TYPE, PCM	;SUPPRESS LEADING ZEROS
2482 006220 012716 002504	MOV #REBEGIN,(SP)	;TYPE MESSAGE '=PC' ;SET RETURN 'PC' TO START THE ;PROGRAM OVER AGAIN
2483 006224 000002	RTI	;RETURN TO BEGINNING OF PROGRAM

2488

2489 ;THIS ROUTINE WILL CALCULATE THE PRIORITY LEVEL FOR THE PROCESSOR
 2490 ;BASED ON THE CURRENT PRIORITY LEVEL OF THE DEVICE (CONTENTS OF 'BRLEV:')
 2491

2492 006226 013700 001214	CPUPRI: MOV BRLEV,RO	;GET THE PROPOSED RX11 DEVICE ;INTERRUPT PRIORITY LEVEL VALUE
2493 006232 105701	TSTB R1	;IS CPU LEVEL TO BE THE SAME AS ;THE DEVICE LEVEL OR 1 LESS?
2494 006234 100401	BMI 1\$;BRANCH IF SAME AS!
2495 006236 005300	DEC RO	;DROP DEVICE LEVEL PRIORITY ;BY 1 LEVEL FOR PSW
2496 006240 006300	1\$: ASL RO	;FORM BITS <7-5> FOR PSW
2497 006242 006300	ASL RO	; .
2498 006244 006300	ASL RO	; .
2499 006246 006300	ASL RO	; .
2500 006250 006300	ASL RO	; .
2501 006252 042700 000037	BIC #37,RO	;ENSURE THAT T,N,Z,V, & C BITS ;FOR THE PROCESSOR ARE CLEAR
2502 006256 000207	RTS PC	;RETURN TO MAINLINE CODE

2503
 2504
 2505
 2506
 2507

2508 .SBTTL "ERROR" TRAP SERVICE ROUTINE
2509
2510 ;*****
2511 ;*****
2512 ;*****
2513 : " ERROR "
2514 ;*****
2515 ;*****
2516 ;*****
2517 ;*****
2518 006260 011637 006522 XERROR: MOV @ SP, EPCSCOPE ; RETURN ADDRESS FROM " ERROR"
2519 006264 062737 000002 006522 ADD #2, EPCSCOPE ; NOW (EPCSCOPE) = SUBSCOPE+2, OR SCOPE+2
2520 006272 005237 006520 INCERRORS: INC ERRORS
2521 006276 001775 BEQ INCERRORS
2522
2523 : DATA SW 13 = 0 TO PRINT APPROPRIATE ERROR MESSAGE
2524
2525 006300 104406 CKSWR
2526 006302 032777 020000 172706 BIT #SW13,@SWR
2527 006310 001056 BNE NOPRINT
2528 006312 005037 002554 CLR CCOUNT
2529 006316 032737 000400 012752 BIT #BIT8,UNITSEL ; WAS PREVIOUS ERROR REPORTED ON THIS PASS
2530 006324 001002 BNE 1\$
2531 006326 104401 015700 TYPE, MXEHEADER
2532
2533 006332 104401 016162 1\$: TYPE, MCRLF
2534 006336 011604 MOV @ SP, R4 ; ERADR
2535 006340 162704 000002 SUB #2, R4
2536 006344 010446 MOV R4, -(SP)
2537 006346 104403 TYPOS
2538 006350 006 .BYTE 6
2539 006351 001 .BYTE 1
2540 006352 104401 016703 TYPE, SPACE
2541 006356 013746 002560 MOV FAST, -(SP) ; FAST (FIRST ADDRESS OF SELECTED TEST)
2542 006362 104404 TYPON
2543 006364 104401 016703 TYPE, SPACE
2544 006370 013746 006604 MOV PCSCOPE, -(SP) ; FAPT (FIRST ADDRESS OF PRESENT TEST)
2545 006374 104404 TYPON
2546 006376 104401 016703 TYPE, SPACE
2547 006402 010246 MOV R2, -(SP) ; BLANK
2548 006404 104404 TYPON
2549 006406 104401 016703 TYPE, SPACE
2550 006412 010046 MOV R0, -(SP) ; EXPECTED (GOOD) RESULT OF TEST
2551 006414 104404 TYPON
2552 006416 104401 016703 TYPE, SPACE
2553 006422 010146 MOV R1, -(SP) ; ACTUAL (BAD) RESULT OF TEST
2554 006424 104404 TYPON
2555 006426 104401 016703 TYPE, SPACE
2556 006432 013737 002556 006444 MOV PASS,2\$
2557 006440 004537 015642 JSR R5,SGLDEC
2558 006444 000000 OPEN

CZRXBFO RX11 INTERFACE TEST MACY11 30A(1052) J 7
CZRXBFI.P11 08-MAY-79 14:22 "ERROR" TRAP SERVICE ROUTINE PAGE 59

SEQ 0087

2559 ; DATA SW 0 = 0 TO RING BELL AT ERROR
2560
2561 006446 052737 000400 012752 NOPRINT: BIS #BIT8,UNITSEL ;SET HARD ERROR FLAG
2562 006454 004737 006476 JSR PC,DING
2563
2564 ; DATA SW 15 = 1 TO HALT AT ERROR
2565
2566 006460 104406 1\$: CKSWR
2567 006462 032777 100000 172526 BIT #SW15,@SWR
2568 006470 001401 BEQ 2\$
2569 006472 000000 HALT
2570 006474 000002 2\$: RTI
2571
2572 006476 104406 DING: CKSWR
2573 006500 032777 000001 172510 BIT #SW0,@SWR
2574 006506 001002 BNE 1\$
2575 006510 104401 006516 TYPE ,MABELL
2576 006514 000207 1\$: RTS PC
2577
2578 006516 000007 MABELL: .ASCIZ <07> ; DING - A - LING
2579 .EVEN
2580
2581 006520 000000 ERRORS: 0
2582 006522 000000 EPCSCOPE: 0

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 60
"SCOPE" TRAP SERVICE ROUTINE

K 7
SEQ 0088

2583 .SBTTL "SCOPE" TRAP SERVICE ROUTINE
2584
2585 :
2586 "SCOPE"
2587 006524 005737 006520 XSCOPE: TST ERRORS
2588 006530 001015 BNE SCOPING
2589
2590 ; NO ERRORS HAVE BEEN DETECTED
2591
2592 ; JUST SET (PCSCOPE) = FIRST ADDRESS OF THE SCOPE LOOP
2593
2594 ; (IN CASE ERRORS ARE DETECTED LATER)
2595
2596 006532 005037 006520 NOSCOPE: CLR ERRORS
2597 006536 011637 006604 MOV @ SP, PCSCOPE
2598 006542 000002 RTI
2599
2600 ;
2601 "SUBSCOPE"
2602 006544 005737 006520 XSUBSCOPE: TST ERRORS
2603 006550 001001 BNE 1\$
2604 006552 000002 RTI ; NO ERRORS EXIST
2605
2606 ; ERRORS DO EXIST
2607
2608 ; IF THIS ERROR ADDRESS IS THE SAME ADDRESS WITHIN PROGRAM LOCATION "EPCSCOPE"
2609
2610 ; THEN THIS IS A SCOPING LOOP
2611
2612 ; IF NOT - THEN EXIT
2613
2614 006554 021637 006522 1\$: CMP @ SP, EPCSCOPE
2615 006560 001401 BEQ SCOPING
2616 006562 000002 RTI
2617
2618 ; SW 11 = 1 TO LOCK ON SCOPING LOOP
2619
2620 ; THIS IS A SCOPING LOOP
2621
2622 006564 104406 SCOPING: CKSWR
2623 006566 032777 004000 172422 BIT #SW11,@SWR
2624 006574 001756 BEQ NOSCOPE ;DO NOT LOOP ON ERROR
2625 006576 013716 006604 MOV PCSCOPE, @ SP
2626 006602 000002 RTI ; LOCK FOR SCOPE LOOP
2627 006604 000000 PCSCOPE: 0

CZRXBF0 RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22

L 7
MACY11 30A(1052) 29-MAY-79 08:23 PAGE 61
"SCOPE" TRAP SERVICE ROUTINE

SEQ 0089

2628 ; WAIT FOR TRANSFER REQUEST FLAG TO SET
2629
2630 006606 105777 172374 STR: TSTB @ RXCS
2631 006612 100002 BPL RTSPC
2632 006614 062716 000002 ADD #2, @ SP
2633 006620 000207 RTSPC: RTS PC ; ADJUST FOR EXIT
2634
2635 ; WAIT FOR THE DONE FLAG TO SET
2636
2637 006622 032777 000040 172356 SDN: BIT #BITS, @ RXCS ; TEST THE DONE BIT # 5
2638 006630 001055 BNE XSDN
2639 006632 062737 000001 007004 ADD #1,HANGER
2640 006640 005537 007006 ADC HANGPL
2641 006644 001401 BEQ HUNGUP
2642 006646 000207 RTS PC
2643
2644 ; THE DEVICE TEST IS HUNG - DONE HAS NOT SET
2645
2646 ; (R0) = N/A ; (R1) = N/A ; (R2) = N/A
2647
2648 006650 104000 HUNGUP: ERROR

;*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:
;*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:
;*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:/*/\:
;

IF THE DIAGNOSTIC HITS THIS ERROR REPORT AND THE 'HUNG @ PC'
LOCATION IS WITHIN ONE OF THE TESTS TABULATED BELOW THEN THE
POSSIBLE CHIPS ARE AS FOLLOWS:

HUNG @ TEST

POSSIBLE CHIPS

TEST 5 (PART 1) E7,E34,E4,E22,E15,E1,E11,E37
TEST 5 (PART 2) E7,E34,E2,E14,E6,E1,E37,E8
TEST 6 E4,E15,E1,E19,E18,E22

;:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:
;:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:
;:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:*/:
;

2668
2669 006652 005037 007004 CLR HANGER ;RESET THE HANG COUNTERS
2670 006656 012737 177740 007006 MOV #177740,HANGPL

2671 006664 104406 CKSWR
2672 006666 032777 020000 172322 BIT #SW13,@SWR

2673 006674 001402 BEQ 1\$
2674 006676 000137 002200 JMP MORETESTS

2675 006702 104401 006722 1\$: TYPE, MHUNGPC

2676
2677 ; THE PC IS ALREADY ON THE STACK
2678

2679 006706 162716 000002 SUB #2, @ SP

2680 006712 104403 TYPOS

2681 006714 006 .BYTE 6

2682 006715 001 .BYTE 1

2683 006716 000137 002200 JMP MORETESTS

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

M 7
MACY11 30A(1052) 29-MAY-79 08:23 PAGE 62
"SCOPE" TRAP SERVICE ROUTINE

SEQ 0090

2684
2685 006722 005015 042504 044526 MHUNGPC: .ASCIZ <15><12>"DEVICE TEST HUNG @ PC "
2686 006730 042503 052040 051505
2687 006736 020124 052510 043516
2688 006744 040040 050040 020103
2689 006752 000
2690 006753 040 040520 051523 MPASS: .ASCIZ " PASS ="
2691 006760 036440 000
2692 006764
2693
2694 006764 005037 007004 XSDN: CLR HANGER
2695 006770 012737 177740 007006 MOV #177740,HANGPL
2696 006776 062716 000002 ADD #2, @ SP
2697 007002 000207 RTS PC
2698 007004 000000 HANGER: 0 ; UPDATE FOR EXIT
2699 007006 177740 HANGPL: 177740

CZRXBFO RX11 INTERFACE TEST
CZRXBPF.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 63
N 7
DRIVE TEST SELECTION

SEQ 0091

2700 .SBTTL DRIVE TEST SELECTION
2701
2702 :DO A READ ONLY FUNCTION ON ALL SECTORS.
2703 :THIS DOES NOT VERIFY THE DATA, ONLY TESTS FOR CRC ERRORS.
2704
2705 007010 004737 013000 RDONLY: JSR PC,INITTRACKS
2706 007014 004737 012662 JSR PC,GETUNIT
2707 007020 004737 013132 JSR PC,GETTRACK
2708 007024 004737 010042 JSR PC,READ
2709 007030 005337 013152 DEC TRKCNT
2710 007034 001371 BNE 1\$
2711 007036 000207 RTS PC
2712
2713 :*****
2714
2715 :WRITE AND READ DATA ON SPECIFIED TRACK AND ALTERNATE
2716 :DRIVES BEFORE GOING TO THE NEXT TRACK.
2717
2718 007040 004737 012306 DRVSWP: JSR PC,GETPATTERN
2719 007044 004737 013000 JSR PC,INITTRACKS
2720 007050 004737 012662 1\$: JSR PC,GETUNIT
2721 007054 004737 013132 JSR PC,GETTRACK
2722 007060 004737 007162 JSR PC,WRITE
2723 007064 004737 010662 JSR PC,READCHK
2724 007070 004737 012662 JSR PC,GETUNIT
2725 007074 004737 007162 JSR PC,WRITE
2726 007100 004737 010662 JSR PC,READCHK
2727 007104 005337 013152 DEC TRKCNT
2728 007110 001357 BNE 1\$
2729 007112 000207 RTS PC
2730
2731 :*****
2732
2733 :WRITE ALL SECTORS AND READ/VERIFY ALL SECTORS
2734
2735
2736 007114 004737 012306 WTRDCK: JSR PC,GETPATTERN
2737 007120 004737 013000 XWTRDCK: JSR PC,INITTRACKS
2738 007124 004737 012662 JSR PC,GETUNIT
2739 007130 004737 013132 JSR PC,GETTRACK
2740 007134 004737 007162 JSR PC,WRITE
2741 007140 004737 010662 JSR PC,READCHK
2742 007144 005337 013152 DEC TRKCNT
2743 007150 001367 BNE 1\$
2744 007152 004737 012754 JSR PC,DONE ;HAVE BOTH DRIVES BEEN TESTED
2745 007156 000207 RTS PC ;YES
2746 007160 000757 BR XWTRDCK ;NO, GO TO OTHER UNIT

2747
 2748 .SBTTL WRITE FUNCTION

2749 007162 004737 013352
 2750 007166 004737 013450
 2751 007172 004737 011014
 2752 007176 012746 007360
 2753 007202 012746 007250
 2754 007206 005037 011500
 2755 007212 005046
 2756 007214 012746 007222
 2757 007220 000002
 2758 007222 012777 000101 171756 1\$:
 2759 007230 105777 171752
 2760 007234 100375
 2761 007236 112077 171746
 2762 007242 005237 011500
 2763 007246 000770
 2764
 2765 007250 005726
 2766 007252 012737 016430 007314
 2767 007260 012737 007166 007356
 2768 007266 012737 007172 007352
 2769 007274 000137 007300
 2770
 2771 007300 104406
 2772 007302 032777 020000 171706 PARTEST:
 2773 007310 001006
 2774 007312 104401 000000
 2775 007316 104401 016641
 2776 007322 104401 016162
 2777 007326 104406
 2778 007330 005777 171662
 2779 007334 100001
 2780 007336 000000
 2781 007340 032777 004000 171650 HLT6:
 2782 007346 001402
 2783 007350 000137 007172
 2784 007354 000137 010160 PLOOP:
 2785
 2786 007360 005037 007004 FILLDONE:
 2787 007364 012746 007456
 2788 007370 012746 007472
 2789 007374 112737 000105 007730
 2790 007402 022737 006076 006604
 2791 007410 001003
 2792 007412 112737 000115 007730
 2793 007420 004737 007662 1\$:
 2794 007424 005046
 2795 007426 012746 007434
 2796 007432 000002
 2797 007434 032777 000040 171544 2\$:
 2798 007442 001774
 2799 007444 005237 007004 3\$:
 2800 007450 001375
 2801 007452 000137 011510

WRITE: JSR PC,INITSECTOR ;SET UP FIRST,LAST,AND SECTOR COUNTER
 XWRITE: JSR PC,GETSECTOR ;PICK UP NEXT SECTOR
 FILLBUF: JSR PC,ADJSUM ;ADJUST DATA BUFFER AND CHECK SUM FOR ADDRESSES
 CLR BYTCNTR ;PUT GOOD RETURNON STACK
 -(SP) ;PUT ERROR RETURN ON STACK
 MOV #1\$,-(SP) ;LOWER 'CPU' LEVEL
 RTI ;SET RETURN 'PC'
 MOV #1\$,-(SP) ;GET 'CPU' LEVEL INTO 'PSW'
 FILLFLAG: TSTB @RXCS ;EXECUTE FILLBUFER COMMAND
 BPL FILLFLAG ;TEST FOR TRANSFER REQUEST FLAG
 XFRBYTE: MOVB (R0)+,@RXDB ;TRANSFER DATA BYTE
 INC BYTCNTR ;WAIT FOR NEXT TR FLAG
 BR FILLFLAG
 FILLER: TST (SP)+ ;REMOVE THE DONE RETURN FROM THE STACK
 MOV #MFIL,PTYP1+2 ;PUT ADDR OF FILLBUF MESSAGE IN PAR ERR TYPOUT 1
 MOV #XWRITE,PCONT+2 ;IF NO LOOP ON ERROR GO TO NEXT SECTOR
 MOV #FILLBUF,PLOOP+2 ;IF LOOP ON ERROR RETURN THROUGH PLOOP
 JMP PARTEST ;PRINT OUT PAR ERR AND TEST CONDITIONS FOR RETRY
 PARTEST: CKSWR ;TEST DON'T PRINT ERROR SWITCH
 BIT #SW13,@SWR
 BNE CONT4
 PTYP1: TYPE ,OPEN ;PRINT THE PARITY ERROR MESSAGE
 TYPE ,MPAR
 TYPE ,MCRLF
 CKSWR
 TST @SWR ;TEST HALT ON ERROR SWITCH
 BPL CONT13
 HALT
 HLT6: HALT ;HALT ON ERROR
 CONT13: BIT #SW11,@SWR ;TEST LOOP ON ERROR SWITCH
 BEQ PCONT ;IF NOT SET GO TO NEXT SECTOR
 PLOOP: JMP FILLBUF ;RETURN TO LOOP ON TEST THROUGH HERE
 PCONT: JMP NEXTRD ;GO TO NEXT SECTOR THROUGH HERE
 FILLDONE: CLR HANGER ;SET GOOD RETURN ON STACK
 MOV #WRTDONE,-(SP) ;SET ERROR RETURN ON STACK
 MOV #WRTER,-(SP) ;SET FUNCTION WORD TO WRITE
 MOVB #WRTIE,FUNCTION ;IS THIS THE DELETED DATA TEST
 CMP #T25,PCSCOPE
 BNE 1\$
 MOVB #WTDDIE,FUNCTION
 JSR PC,COMMWORD ;TRANSFER COMMAND TO DRIVE
 -(SP) ;LOWER 'CPU' LEVEL
 MOV #2\$,-(SP) ;SET RETURN 'PC'
 RTI ;GET 'CPU' LEVEL INTO 'PSW'
 1\$: BIT #DONEBIT,@RXCS ;WAIT FOR DONE
 BEQ 2\$
 INC HANGER ;WAIT FOR INTERRUPT
 BNE 3\$
 JMP NOINTER ;NO INTERRUPT ERROR

```

2802 007456 005337 013442      WRTDONE:      DEC SECCNTR      ;TEST SECTOR COUNTER
2803 007462 001001      BNE 2$      ;NOT LAST SECTOR GO TO NEXT ONE
2804 007464 000207      RTS PC
2805 007466 000137 007166      2$:        JMP XWRITE
2806
2807 007472 005726      WRTER:       TST (SP)+      ;REMOVE THE DONE RETURN FROM THE STACK
2808 007474 032737 000002 012174      BIT #BIT1,ASTAT   ;IS THIS A PARITY ERROR
2809 007502 001413      BEQ WRTSEK    ;NO, IT MUST BE A SEEK ERROR
2810          :PARITY      ERROR DURING A WRITE FUNCTION
2811 007504 012737 016632 007314      MOV #MWRITE,PTYP1+2 ;PUT ADDR OF WRITE MESSAGE IN PAR ER TYPOUT 1
2812 007512 012737 007456 007356      MOV #WRTDONE,PCONT+2 ;IF NO LOOP GO TO NEXT SECTOR
2813 007520 012737 007360 007352      MOV #FILLDONE,PLOOP+2 ;IF LOOP RETURN THROUGH PLOOP TO REWRITE
2814 007526 000137 007300      JMP PARTEST   ;GO INC LOG AND TEST FOR RETRY
2815
2816          :SEEK ERROR DURING A WRITE FUNCTION
2817 007532 012737 007172 007632  WRTSEK:      MOV #FILLBUF,SEKRTY+2 ;SETUP FOR WRT RETRY ON SEEK ERROR
2818
2819
2820
2821
2822 007540 012737 016632 007570      MOV #MWRITE,STYP1+2 ;PUT ADDR OF WRITE MESSAGE IN SEEK ER TYPEOUT 1
2823 007546 004737 007554      JSR PC,SEEKER   ;RECORD SEEK ERROR
2824 007552 000741      BR WRTDONE   ;GO TO NEXT SECTOR CAN'T FIND THIS ONE
2825
2826 007554 104406      SEEKER:      CKSWR
2827 007556 032777 020000 171432      BIT #SW13,@SWR    ;CHECK DON'T PRINT ERROR SWITCH
2828 007564 001004      BNE SWHLT1
2829 007566 104401 016632      STYP1:       TYPE ,MWRITE   ;PRINT WRITE (READ) SEEK ERROR
2830 007572 004737 007634      JSR PC,SEKTYP
2831 007576 104406      SWHLT1:     CKSWR
2832 007600 005777 171412      TST @SWR      ;TEST THE HALT ON ERROR SWITCH
2833 007604 100001      BPL CONT14
2834 007606 000000      HALT
2835 007610 004737 007734      HLT7:       CONT14:    JSR PC,HOME   ;HALT ON THE ERROR
2836 007614 104406      CKSWR      ;RECALIBRATE ON SEEK ERRORS
2837 007616 032777 004000 171372      BIT #SW11,@SWR   ;CHECK THE LOOP ON ERROR SWITCH
2838 007624 001001      BNE SEKRTY   ;IF SET LOOP ON THE ERROR THROUGH SEEK RETRY.
2839 007626 000207      RTS PC
2840 007630 000137 007172      SEKRTY:     JMP FILLBUF  ;RETRY WRITE COMMAND (READ COMAND)
2841
2842 007634 104401 016617      SEKTYP:     TYPE ,MSEEK   ;TYPE SEEK ERROR
2843 007640 104401 016074      TYPE ,MPRES   ;TYPE ADDRESS OF TRACK MOVED FROM
2844 007644 013746 013156      MOV PRESTRK,-(SP)  ;SAVE PRESTRK FOR TYPEOUT
2845 007650 104403      TYPOS      ;GO TYPE--OCTAL ASCII
2846 007652 003       .BYTE      3          ;TYPE 3 DIGIT(S)
2847 007653 000       .BYTE      0          ;SUPPRESS LEADING ZEROS
2848 007654 104401 016162      TYPE ,MCRLF
2849 007660 000207      RTS PC
2850

```

CZRXBFO RX11 INTERFACE TEST
CZRXB.F.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 D 8
WRITE FUNCTION PAGE 66

SEQ 0094

2851 007662 153737 012752 007730 COMMWORD: BISB UNITSEL,FUNCTION ;SET UNIT SELECTION BIT IN COMMAND WORD
2852 007670 013777 007730 171310 1\$: MOV FUNCTION,@RXCS ;SEND OUT COMMAND TO DRIVE
2853 007676 004737 006606 JSR PC,STR ;WAIT FOR TR FLAG
2854 007702 000775 BR 1\$
2855 007704 113777 013444 171276 2\$: MOVB TSECTOR,@RXDB ;SEND OUT TARGET SECTOR
2856 007712 004737 006606 JSR PC,STR ;WAIT FOR TR FLAG
2857 007716 000775 BR 2\$
2858 007720 113777 013154 171262 MOVB TARGET,@RXDB ;SEND OUT TARGET TRACK
2859 007726 000207 RTS PC
2860
2861 007730 000000 FUNCTION: 0
2862 007732 000000 DATAACK: 0 ;DATA CHECK ON CRC ERROR FLAG
2863
2864 007734 104406 HOME: CKSWR
2865 007736 032777 000400 171252 BIT #SW8,@SWR ;TEST NO RECAL SWITCH
2866 007744 001035 BNE RTN
2867 007746 012777 040001 171232 MOV #RECAL,@RXCS ;ISSUE RECAL FUNCTION
2868 007754 004737 006622 JSR PC,SDN
2869 007760 000775 BR 2\$
2870 007762 005777 171220 TST @RXCS ;WAS THERE AN ERROR
2871 007766 100021 BPL XHOME ;NO
2872 007770 104406 CKSWR
2873 007772 032777 020000 171216 BIT #BIT13,@SWR ;YES, SHOULD IT BE PRINTED
2874 010000 001002 BNE 1\$;NO
2875 010002 004737 012200 JSR PC,RDCODE
2876 010006 104406 CKSWR
2877 010010 005777 171202 TST @SWR ;TEST HALT ON ERROR SWITCH
2878 010014 100001 BPL 3\$
2879 010016 000000 HALT
2880 010020 032777 004000 171170 3\$: BIT #SW11,@SWR ;TEST LOOP ON ERROR SWITCH
2881 010026 001342 BNE HOME
2882 010030 000207 RTS PC
2883 010032 012737 000001 013156 XHOME: MOV #1,PRESTRK ;SET THE PRESENT TRACK TO TRACK 1
2884 010040 000207 RTN: RTS PC
2885

```

2886
2887
2888
2889 010042 004737 013352      READ:          JSR PC,INITSECTOR
2890 010046 004737 013450      XREAD:        JSR PC,GETSECTOR
2891 010052 005037 007732      REREAD:       CLR DATAACK
2892 010056 005037 007004      CLR HANGER    ;CLEAR CRC DATA CHECK FLAG
2893 010062 012746 010136      MOV #RDDONE,-(SP)
2894 010066 012746 010170      MOV #RDERR,-(SP)   ;SET GOOD RETURN ON STACK
2895 010072 112737 000107      MOV #RDIE,FUNCTION ;SET READ ERROR RETURN ON STACK
2896 010100 004737 007662      JSR PC,COMMWORD
2897 010104 005046            CLR -(SP)      ;LOWER 'CPU' LEVEL
2898 010106 012746 010114      MOV #1$,-(SP)   ;SET RETURN 'PC'
2899 010112 000002            RTI           ;GET 'CPU' LEVEL INTO 'PSW'
2900 010114 032777 000040      1$:          BIT #DONEBIT,0RXCS
2901 010122 001774            1$           BEQ 1$        ;WAIT FOR DONE BIT
2902 010124 005237 007004      2$:          INC HANGER   ;WAIT FOR INTERRUPT
2903 010130 001375            2$           BNE 2$        ;NO INTERRUPT ON DONE
2904 010132 000137 011510      JMP NOINTER
2905
2906 010136 022737 005510      006604      RDDONE:       CMP #T20,PCSCOPE
2907 010144 001405            006604      BEQ NEXTRD   ;IS THIS THE READ ONLY TEST (T20)
2908 010146 004737 010436      NEXTRD:      JSR PC,DDCHK
2909 010152 005701            NEXTRD:      TST R1        ;YES, DON'T CHECK FOR DELETED DATA
2910 010154 100001            NEXTRD:      BPL NEXTRD   ;CHECK FOR DELETED DATA INDICATOR
2911 010156 000207            NEXTRD:      RTS PC        ;BIT 15 OF R1 IS READ 1 SECTOR FLAG
2912 010160 005337 013442      NEXTRD:      DEC SECCNTR   ;IF SET, GO VERIFY DATA JUST READ
2913 010164 001330            NEXTRD:      BNE XREAD
2914 010166 000207            NEXTRD:      RTS PC        ;READ FUNCTION IS DONE
2915
2916 010170 005726            RDERR:       TST (SP)+    ;REMOVE THE DONE RETURN FROM THE STACK
2917 010172 032737 000002      RDERR:       BIT #BIT1,ASTAT
2918 010200 001413            RDERR:       BEQ 1$        ;IS THIS A PARITY ERROR
2919
2920 010202 012737 016572      007314      :PARITY ERROR DURING A READ FUNCTION
2921 010210 012737 010052      007352      MOV #MREAD,PTYP1+2   ;PUT ADDR OF READ MESSAGE IN PAR ERR TYPEOUT 1
2922 010216 012737 010160      007356      MOV #REREAD,PLOOP+2  ;IF LOOP ON ERROR LOOP THROUGH PLOOP
2923 010224 000137 007300      007300      MOV #NEXTRD,PCONT+2  ;IF NO LOOP GO TO NEXT READ
2924 010230 032737 000001      012174      1$:          JMP PARTEST   ;RECORD PARITY ERROR AND RETRY FUNCTION
2925 010236 001011            012174      1$:          BIT #BIT0,ASTAT
2926
2927 010240 012737 010052      007632      :SEEK ERROR DURING A READ FUNCTION
2928 010246 012737 016572      007570      MOV #REREAD,SEKRTY+2 ;SET SEEK CONTINUE FOR READ RETRY
2929 010254 004737 007554      007554      MOV #MREAD,STYP1+2   ;SET ADDR OF READ MESSAGE IN SEEK ER TYPEOUT 1
2930 010260 000737            000737      JSR PC,SEEKER   ;RECORD SEEK ERROR
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
38010
38011
38012
38013
38014
38015
38016
38017
38018
38019
38020
38021
38022
38023
38024
38025
38026
38027
38028
38029
38030
38031
38032
38033
38034
38035
38036
38037
38038
38039
38030
38031
38032
38033
38034
38035
38036
38037
38038
38039
38040
38041
38042
38043
38044
38045
38046
38047
38048
38049
38040
38041
38042
38043
38044
38045
38046
38047
38048
38049
38050
38051
38052
38053
38054
38055
38056
38057
38058
38059
38050
38051
38052
38053
38054
38055
38056
38057
38058
38059
38060
38061
38062
38063
38064
38065
38066
38067
38068
38069
38060
38061
38062
38063
38064
38065
38066
38067
38068
38069
38070
38071
38072
38073
38074
38075
38076
38077
38078
38079
38080
38081
38082
38083
38084
38085
38086
38087
38088
38089
38080
38081
38082
38083
38084
38085
38086
38087
38088
38089
38090
38091
38092
38093
38094
38095
38096
38097
38098
38099
38090
38091
38092
38093
38094
38095
38096
38097
38098
38099
38100
38101
38102
38103
38104
38105
38106
38107
38108
38109
38100
38101
38102
38103
38104
38105
38106
38107
38108
38109
38110
38111
38112
38113
38114
38115
38116
38117
38118
38119
38110
38111
38112
38113
38114
38115
38116
38117
38118
38119
38120
38121
38122
38123
38124
38125
38126
38127
38128
38129
38120
38121
38122
38123
38124
38125
38126
38127
38128
38129
38130
38131
38132
38133
38134
38135
38136
38137
38138
38139
38130
38131
38132
38133
38134
38135
38136
38137
38138
38139
38140
38141
38142
38143
38144
38145
38146
38147
38148
38149
38140
38141
38142
38143
38144
38145
38146
38147
38148
38149
38150
38151
38152
38153
38154
38155
38156
381
```

2931
 2932 ;CRC ERROR DETECTED WHILE READING

2933 010262 005701	CRCER:	TST R1	;IF READ ONLY, REPORT DATA CRC ERROR
2934 010264 100034		BPL DATACRC	
2935 010266 005237 007732		INC DATAACK	;SET DATA CHECK FLAG
2936 010272 004737 010672		JSR PC,EMPBUFF	;CHECK FOR A DATA ERROR
2937 010276 005737 011506		TST ER CNTR	;WAS THERE A DATA ERROR
2938 010302 001025		BNE DATA CRC	;YES, REPORT IT
2939 010304 104406		CKSWR	
2940 010306 032777 020000 170702		BIT #SW13,@SWR	;TEST DON'T PRINT SWITCH
2941 010314 001004		BNE 2\$	
2942 010316 104401 016542		TYPE ,MBADCRC	;TYPE CRC GENERATOR ERROR
2943 010322 104401 016162		TYPE ,MCRLF	
2944 010326 104406		CKSWR	
2945 010330 005777 170662	2\$:	TST @SWR	;TEST HALT ON ERROR SWITCH
2946 010334 100001		BPL CONT15	
2947 010336 000000		HALT	;HALT ON ERROR
2948 010340 032777 004000 170650	HLT10:	BIT #SW11,@SWR	;CHECK LOOP ON ERROR SWITCH
2949 010346 001001		BNE 3\$	
2950 010350 000703		BR NEXTRD	
2951 010352 000137 010052	3\$:	JMP REREAD	;DON'T LOOP GO TO NEXT SECTOR ;LOOP ON TEST.

2952
 2953 ;DATA CRC ERROR
 2954

2955 010356 104406	DATACRC:	CKSWR	
2956 010360 032777 020000 170630		BIT #SW13,@SWR	;TEST DON'T PRINT ERROR SWITCH
2957 010366 001004		BNE 4\$	
2958 010370 104401 016600		TYPE ,MCRC	;TYPE DATA CRC ERROR
2959 010374 104401 016162		TYPE ,MCRLF	
2960 010400 104406		CKSWR	
2961 010402 005777 170610	4\$:	TST @SWR	;TEST HALT ON ERROR SWITCH
2962 010406 100001		BPL CONT16	
2963 010410 000000		HALT	;HALT ON ERROR
2964 010412 032777 004000 170576	HLT12:	BIT #SW11,@SWR	;TEST LOOP ON ERROR
2965 010420 001004		BNE 5\$;IF SET LOOP ON THE TEST
2966 010422 062706 000002		ADD #2,SP	;REMOVE READ DONE ADDRESS FROM STACK
2967 010426 000137 010160		JMP NEXTRD	;READ NEXT SECTOR CAN'T READ THIS ONE
2968 010432 000137 010052	5\$:	JMP REREAD	;NO, GO REREAD THIS SECTOR

2969
 2970

CZRXBF0 RX11 INTERFACE TEST MACY11 30A(1052) 29-MAY-79 08:23 G 8
 CZRXBF.P11 08-MAY-79 14:22 READ DATA FROM THE DISKETTE PAGE 69

SEQ 0097

```

2971 010436 022737 006076 006604 DDCHK: CMP #T25,PCSCOPE ;IS THIS TEST 25
2972 010444 001041 BNE CONT10
2973 010446 132737 000100 012174 BITB #BIT6,ASTAT ;THIS IS TEST 25
2974 010454 001056 BNE RETURN ;DD BIT SHOULD BE SET
2975 010456 104406 CKSWR
2976 010460 032777 020000 170530 BIT #SW13,@SWR ;TEST DON'T PRINT ERROR SWITCH
2977 010466 001013 BNE CONT11
2978 010470 004737 010614 JSR PC,ERMSG
2979 010474 104401 016011 TYPE ,MDDMIS
2980 010500 052737 000400 012752 DDERR: BIS #BIT8,UNITSEL ;TYPE MISSING DELETED DATA BIT
2981 010506 004737 012076 JSR PC,TYPADR ;SET HARD ERROR FLAG
2982 010512 104401 016162 TYPE ,MCRLF ;TYPE ADDRESS OF ERROR
2983 010516 104406 CKSWR
2984 010520 005777 170472 TST @SWR ;TEST HALT ON ERROR SWITCH
2985 010524 100001 BPL CONT17
2986 010526 000000 HALT
2987 010530 032777 004000 170460 HLT13: ;HALT ON DELETED DATA ERROR
2988 010536 001402 CONT17: ;TEST LOOP ON ERROR
2989 010540 000137 010052 BEQ 4$ ;LOOP ON TEST
2990 010544 000137 010160 JMP REREAD ;READ NEXT SECTOR
2991 010550 032737 000100 012174 4$: CONT10: ;THIS IS NOT A DELETED DATA TRANSFER
2992 010556 001415 BIT #BIT6,ASTAT ;SET HARD ERROR FLAG
2993 010560 052737 000400 012752 BEQ RETURN
2994 010566 104406 BIS #BIT8,UNITSEL ;TEST DON'T PRINT ERROR SWITCH
2995 010570 032777 020000 170420 CKSWR ;TYPE UNEXPECTED DELETED DATA BIT
2996 010576 001347 BIT #SW13,@SWR
2997 010600 004737 010614 BNE CONT11
2998 010604 104401 015763 JSR PC,ERMSG
2999 010610 000733 TYPE ,MUNXDD
3000 010612 00C207 BR DDERR ;TYPE UNEXPECTED DELETED DATA BIT
3001 RETURN: RTS PC
3002
3003 010614 104401 016165 ERMSG: TYPE ,MERHEADER
3004 010620 013746 006604 MOV PCSCOPE,-(SP) ;SAVE PCSCOPE FOR TYPEOUT
3005 010624 104403 TYPOS ;GO TYPE--OCTAL ASCII
3006 010626 006 .BYTE 6 ;TYPE 6 DIGITS
3007 010627 000 .BYTE 0 ;SUPPRESS LEADING ZEROS
3008 010630 104401 006753 TYPE ,MPASS
3009 010634 013737 002556 010646 MOV PASS,1$ ;TYPE ,MPASS
3010 010642 004537 015642 JSR R5,SGLDEC ;TYPE ,MCRLF
3011 010646 000000 OPEN ;TYPE ,MCRLF
3012 010650 104401 016162 JSR PC,DING ;TYPE ,MCRLF
3013 010654 004737 006476 RTS PC ;TYPE ,MCRLF
3014 010660 000207
3015
3016
    
```

3017 .SBTTL READ AND VERIFY DATA
 3018
 3019 ;READ A SECTOR,EMPTY THE SECTOR BUFFER AND VERIFY
 3020 ;THE DATA READ AGAINST CORE DATA BUFFER
 3021
 3022 010662 052701 100000 READCHK: BIS #BIT15,R1 :SET READ ONE SECTOR FLAG
 3023 010666 004737 010042 JSR PC,READ :GO READ ONE SECTOR
 3024 010672 005737 013442 TST SECCNTR :IF CLEARED NO SECTORS WERE FOUND
 3025 010676 001002 BNE 1\$
 3026 010700 000137 011474 JMP EXIT :GO TO NEXT TRACK
 3027 010704 005037 011500 EMPBUFF: CLR BYTECNTR :CLEAR THE BYTE AND ERROR COUNTERS
 3028 010710 005037 011506 CLR ERCNTR
 3029 010714 052701 000200 BIS #BIT7,R1 :R1 BIT 7 IS USED AS FIRST ERROR FLAG
 3030 010720 004737 011014 JSR PC,ADJSUM :ADJUST DATA AND CK SUM FOR ADDRESSES
 3031 010724 005037 011104 CLR CKSUM :SET UP FOR CHECK SUM ACCUMULATION
 3032 010730 012746 011334 MOV #EMPDONE,-(SP) :SET UP RETURN ADDRESSES
 3033 010734 012746 011106 MOV #EMPER,-(SP)
 3034 010740 005046 CLR -(SP) :LOWER 'CPU' LEVEL
 3035 010742 012746 010750 MOV #28,-(SP) :SET RETURN 'PC'
 3036 010746 000002 RTI :GET 'CPU' LEVEL INTO 'PSW'
 3037 010750 012777 000103 170230 2S: MOV #EBIE,@RXCS :LOAD EMPTY BUFFER FUNCTION
 3038 010756 105777 170224 EMPFLAG: TSTB @RXCS :TEST FOR TR FLAG
 3039 010762 100375 BPL EMPFLAG
 3040
 3041 010764 117737 170220 011502 CKBYTE: MOVBL @RXDB,BADBYTE :SAVE BYTE FROM DISKETTE
 3042 010772 063737 011502 011104 ADD BADBYTE,CKSUM :ACCUMULATE CHECK SUM
 3043 011000 123720 011502 CMPB BADBYTE,(R0)+ :COMPARE AGAINST GOOD BYTE
 3044 011004 001054 BNE DATAER :IF NOT EQUAL GO TO DATAER
 3045 011006 005237 011500 INC BYTECNTR
 3046 011012 000761 BR EMPFLAG :GET NEXT BYTE
 3047
 3048 011014 113737 013154 017456 ADJSUM: MOVB TARGET,BUFADR :SET FIRST AND SECOND BYTES WITH ADDRESSES
 3049 011022 113737 013444 017457 MOVB TSECTOR,BUFADR+1 :GET THE PATTERN SUM
 3050 011030 013737 012564 011104 MOV SUM,CKSUM :ADD TRACK ADDRESS TO CHECK SUM
 3051 011036 063737 013154 011104 ADD TARGET,CKSUM :ADD SECTOR ADDRESS TO CHECK SUM
 3052 011044 063737 013444 011104 MOVB CKSUM,BUFADR+176 :INSERT CHECK SUM TO DATA BUFFER
 3053 011052 113737 011104 017654 ASLB CKSUM :GENERATE NEGATIVE CHECK SUM
 3054 011060 106337 011104 NEGB CKSUM
 3055 011064 105437 011104 MOVB CKSUM,BUFADR+177 :INSERT NEG,SUM INTO DATA BUFFER
 3056 011070 113737 011104 017655 MOV #BUFADR,RO :SET ADDRESS OF BYTE IN R0
 3057 011076 012700 017456 RTS PC :RETURN
 3058 011102 000207
 3059
 3060 011104 000000 CKSUM: 0
 3061
 3062 011106 005726 EMPer: TST (SP)+ :REMOVE THE DONE RETURN FROM THE STACK
 3063 011110 012737 016444 007314 MOV #MEMPTY,P1YP1+2 :PUT ADDR OF EMPTYBUF MESSAGE IN PAR ER TYPOUT 1
 3064 011116 012737 010672 007352 MOV #EMPBUFF,PLOOP+2 :RETURN THROUGH HERE TO LOOP ON ERROR
 3065 011124 012737 011456 007356 MOV #NXREAD,PCONT+2 :IF NO LOOP ON ERROR GO TO NEXT SECTOR
 3066 011132 000137 007300 JMP PARTEST :REPORT PARITY ERROR
 3067

3068	011136	052737	000400	012752	DATAER:	BIS #BIT8,UNITSEL INC ERCNTR CKSWR	;SET THE HAD ERROR FLAG ;INC THE BYTE ERROR COUNTER
3069	011144	005237	011506			BIT #SW13,@SWR BNE NOERTYP	;TEST PRINT ERROR SW IN SWR
3070	011150	104406				BIT #SW9,@SWR BNE 1\$;DON'T PRINT THE ERROR ;TEST PRINT 10 ERRORS SWITCH
3071	011152	032777	020000	170036		CMP ERCNTR,#10. BGT NOERTYP	;IF SET PRINT ALL ERRORS ;HAVE 10 ERRORS BEEN TYPED
3072	011160	001054				TSTB R1 BPL TYPERR	;YES,DON'T PRINT ANY MORE ;TEST FIRST ERROR FLAG
3073	011162	032777	001000	170026		JSR PC,ERMSG TYPE ,MDERHDR	;PRINT ADDRESS OF TEST ;FIRST ERROR, PRINT ERROR HEADER
3074	011170	001004				TYPE ,MCRLF	;PRINT TRACK AND SECTOR LOCATIONS
3075	011172	023727	011506	000012		JSR PC,TYPADR TYPE ,MCOLMUN	;SET UP COLMUN HEADINGS
3076	011200	003044				BIC #BIT7,R1 MOV BYTECNTR,1\$;CLEAR FIRST ERROR FLAG
3077	011202	105701				JSR R5,SGLDEC	;PRINT BYTE NUMBER
3078	011204	100014				OPEN	
3079	011206	004737	010614			TYPE ,DBLSP	
3080	011212	104401	016034			MOV BADBYTE,-(SP)	;PRINT BYTE READ FROM DISKETTE
3081	011216	104401	016162			TYPOS	
3082	011222	004737	012076			.WORD 3	
3083	011226	104401	016123			TYPE ,DBLSP	
3084	011232	042701	000200			MOVB -(R0),GOODBYTE	;GET GOOD BYTE
3085	011236	013737	011500	011250	TYPERR:	INC R0	;RETURN R0 TO NEXT BYTE IN BUFFER
3086	011244	004537	015642			MOV GOODBYTE,-(SP)	
3087	011250	000000				TYPON	;PRINT GOOD DATA
3088	011252	104401	016157			TYPE ,MCRLF	
3089	011256	013746	011502			CKSWR	
3090	011262	104403				TST @SWR	;TEST HALT ON ERROR SWITCH
3091	011264	000003				BPL CONT20	
3092	011266	104401	016157			HALT	
3093	011272	114037	011504			INC BYTECNTR	
3094	011276	005200				JMP EMPFLAG	
3095	011300	013746	011504				
3096	011304	104404					
3097	011306	104401	016162				
3098	011312	104406					
3099	011314	005777	167676				
3100	011320	100001					
3101	011322	000000					
3102	011324	005237	011500				
3103	011330	000137	010756				
3104							
					NOERTYP:		
					HLT14:		
					CONT20:		

3105 011334 005737 007732 EMPDONE: TST DATAACK ;WAS THIS READ CHECK CAUSED BY A CRC ERROR
 3106 011340 001401
 3107 011342 000207
 3108 011344 005737 011506 1\$: BEQ 1\$;NO
 3109 011350 001442
 3110 011352 104406
 3111 011354 032777 020000 167634 CKSWR ;YES, RETURN TO CRC HANDLER
 3112 011362 001024
 3113 011364 104401 016375 TST ER CNTR ;WAS THERE ERRORS
 3114 011370 013737 011506 011402 BEQ NXREAD ;NO ERRORS
 3115 011376 004537 015642 CKSWR ;YES, TEST DON'T PRINT SWITCH
 3116 011402 000000 3\$: BIT #SW13,@SWR ;DON'T PRINT THE ERROR
 3117 011404 104401 016712 TYPE ,MERCT ;PRINT THE TOTAL DATA ERROR COUNT
 3118 011410 105737 011104 MOV ER CNTR,3\$
 3119 011414 001403
 3120 011416 104401 016677 JSR R5,SGLDEC
 3121 011422 000402
 3122 011424 104401 016705 OPEN
 3123 011430 104401 016162 TYPE ,MSUM ;INDICATE IF CHECK SUM WAS GOOD OR HAD ERRORS
 3124 011434 104406 4\$: TSTB CKSUM
 3125 011436 032777 004000 167552 BEQ 4\$
 3126 011444 001404 BIT #SW11,@SWR ;TEST LOOP ON ERROR SWITCH
 3127 011446 004737 010052 BEQ NXREAD ;IF NOT SET GO TO NEXT SECTOR
 3128 011452 000137 010672 JSR PC,REREAD ;YES, GO REREAD THE DATA
 3129 011456 005337 013442 JMP EMPBUFF ;GO RECHECK THE DATA
 3130 011462 001404 NXREAD: DEC SECCNTR
 3131 011464 004737 010046 BEQ EXIT
 3132 011470 000137 010672 JSR PC,XREAD ;READ THE NEXT SECTOR
 3133 011474 005001 JMP EMPBUFF
 3134 011476 000207 EXIT: CLR R1 ;CLEAR THE ONE READ FLAG
 3135
 3136 011500 000000 CKSWR
 3137 011502 000000 BYTECNTR: 0
 3138 011504 000000 BADBYTE: 0
 3139 011506 000000 GOODBYTE: 0
 3140 ERCNTR: 0
 3141
 3142 :*****
 3143 ;AN INTERRUPT DID NOT OCCURE AT A FUNCTION DONE FLAG.
 3144
 3145 011510 104406 NOINTER: CKSWR
 3146 011512 032777 020000 167476 BIT #SW13,@SWR ;TEST DON'T PRINT ERROR SWITCH
 3147 011520 001006
 3148 011522 004737 010614 BNE 1\$
 3149 011526 104401 016320 JSR PC,ERMSG
 3150 011532 104401 016162 TYPE ,MINTER ;TYPE NO INTERRUPT ON DONE ERROR
 3151 011536 104406 CKSWR
 3152 011540 005777 167452 TST @SWR ;TEST HALT ON ERROR SWITCH
 3153 011544 100001 BPL CONT21
 3154 011546 000000 HALT ;HALT ON ERROR
 3155 011550 004737 011554 HLT15: JSR PC,INTSERV ;JSR TO INTSERV AS IF IT WAS AN INTERRUPT
 3156 CONT21:

3157
 3158 .SBTTL INTERRUPT SERVICE
 3159 011554 117737 167430 012174 INTSERV: MOVB @RXDB,ASTAT ;SAVE THE ERROR AND STATUS WORD
 3160 011562 005777 167420 TST @RXCS ;TEST THE ERROR FLAG
 3161 011566 100444 BMI RXERROR ;THERE WAS AN ERROR GO REPORT IT
 3162 011570 032737 000004 012174 BIT #BIT2,ASTAT ;IS INIT DONE SET
 3163 011576 001402 BEQ 2\$;NO,CONTINUE
 3164 011600 000137 012034 JMP RXPWR ;YES,REPORT POWER FAILED AND RESTART
 3165 011604 032737 000003 012174 2\$: BIT #3,ASTAT ;ARE PAR OR CRC BITS SET
 3166 011612 001021 BNE 1\$;YES GO REPORT ERROR
 3167 011614 132777 000040 167364 BITB #DONEBIT,@RXCS ;IS DONE SET
 3168 011622 001012 BNE 3\$;IF SET RETURN TO TEST
 3169 011624 104406 CKSWR
 3170 011626 032777 020000 167362 BIT #SW13,@SWR ;TEST DON'T PRINT ERROR SWITCH
 3171 011634 001004 BNE 4\$;DON'T PRINT
 3172 011636 104401 016353 TYPE ,MUKNINT ;TYPE UNKNOWN INTERRUPT
 3173 011642 104401 016162 TYPE ,MCRLF
 3174 011646 000002 4\$: RTI ;RETURN FROM THE INTERRUPT
 3175 011650 062706 000006 3\$: ADD #6,SP ;BYPASS INTERRUPT POINTERS ON STACK
 3176 011654 000207 RTS PC ;RETURN TO PROGRAM
 3177 011656 104406 1\$: CKSWR
 3178 011660 032777 020000 167330 BIT #SW13,@SWR ;TEST DON'T PRINT ERROR SWITCH
 3179 011666 001004 BNE RXERROR
 3180 011670 104401 016656 TYPE ,MNOFLAG ;TYPE NO STATUS ERROR ERROR
 3181 011674 104401 016162 TYPE ,MCRLF
 3182 011700 005237 006520 RXERROR: INC ERRORS ;AN ERROR INDICATOR
 3183 011704 001775 BEQ RXERROR
 3184 011706 052737 000400 012752 BIS #BIT8,UNITSEL ;SET HARD ERROR FLAG
 3185 011714 012777 000017 167264 2\$: MOV #RDER,@RXCS ;GET THE ERROR CODE
 3186 011722 004737 006622 3\$: JSR PC,SDN ;TEST FOR DONE FLAG
 3187 011726 000775 BR 3\$
 3188 011730 032777 000002 167252 BIT #2,@RXDB ;WAS THERE A PARITY ERROR
 3189 011736 001403 BEQ 1\$;NO,CONTINUE
 3190 011740 004737 012050 JSR PC,PARTYP ;YES,GO REPORT THE PARITY ERROR
 3191 011744 000763 BR 2\$;REISSUE THE FUNCTION
 3192 011746 117737 167236 012176 1\$: MOVB @RXDB,BSTAT ;SAVE THE ERROR CODE IN B STATUS
 3193 011754 104406 NOPRNT: CKSWR
 3194 011756 032777 020000 167232 BIT #SW13,@SWR ;TEST PRINT ERROR SWITCH IN SWR
 3195 011764 001020 BNE 2\$
 3196 011766 104401 016162 TYPE ,MCRLF
 3197 011772 004737 010614 JSR PC,ERMSG ;TYPE ERROR AND MESSAGES
 3198 011776 104401 016254 TYPE ,MRXCS ;TYPE COMMAND STATUS REGISTER
 3199 012002 013746 007730 MOV FUNCTION,-(SP) ;SAVE FUNCTION FOR TYPEOUT
 3200 012006 104403 TYPOS ;GO TYPE--OCTAL ASCII
 3201 012010 006 .BYTE 6 ;TYPE 6 DIGIT(S)
 3202 012011 000 .BYTE 0 ;SUPPRESS LEADING ZEROS
 3203 012012 004737 012076 JSR PC,TYPADR ;TYPE ADDRESSES AND RUN CONDITIONS
 3204 012016 104401 016162 TYPE ,MCRLF
 3205 012022 004737 012246 JSR PC,TYPCODE ;PRINT THE STATUS REGISTERS
 3206 012026 062706 000004 ADD #4,SP ;MOVE ERROR RETURN TO TOP OF STACK
 3207 012032 000207 RTS PC
 3208
 3209 012034 104401 016727 RXPWR: TYPE ,MRX11 ;ONLY THE RX11 POWER HAS FAILED
 3210 012040 104401 015332 TYPE ,SPOWER ;PRINT POWER FAILED
 3211 012044 000137 001350 JMP RESTART ;GO TO RESTART

3212	012050	104401	016254	PARTYP:	TYPE ,MRXCS	
3213	012054	017746	167126	MOV	@RXCS,-(SP)	;SAVE @RXCS FOR TYPEOUT
3214	012060	104403		TYPOS		;GO TYPE--OCTAL ASCII
3215	012062	006		.BYTE	6	;TYPE 6 DIGIT(S)
3216	012063	000		.BYTE	0	;SUPPRESS LEADING ZEROS
3217	012064	104401	016641	TYPE ,MPAR		
3218	012070	104401	016162	TYPE ,MCRLF		
3219	012074	000207		RTS PC		
3220						
3221	012076	104401	016062	TYPADR:	TYPE ,MTRK	:TYPE TRACK ADDRESS
3222	012102	013746	013154	MOV	TARGET,-(SP)	;SAVE TARGET FOR TYPEOUT
3223	012106	104403		TYPOS		;GO TYPE--OCTAL ASCII
3224	012110	003		.BYTE	3	;TYPE 3 DIGIT(S)
3225	012111	000		.BYTE	0	;SUPPRESS LEADING ZEROS
3226	012112	104401	016111	TYPE ,MSECT		;TYPE SECTOR ADDRESS
3227	012116	013737	013444	MOV	MOV TSECTOR,2\$	
3228	012124	042737	177740	012172	BIC #177740,2\$	
3229	012132	013746	012172	TYPOS	2\$,-(SP)	;CLEAR ALL BUT SECTOR ADDRESS
3230	012136	104403		.BYTE		;SAVE 2\$ FOR TYPEOUT
3231	012140	002		.BYTE		;GO TYPE--OCTAL ASCII
3232	012141	000		.BYTE	2	;TYPE 2 DIGIT(S)
3233	012142	104401	016157	TYPE ,DBLSP		
3234	012146	032737	000020	012752	BIT #BIT4,UNITSEL	;WHITCH DRIVE IS BEING USED
3235	012154	001003		BNE	1\$	
3236	012156	104401	016225	TYPE ,MUNIT0		;TYPE UNIT 0
3237	012162	000402		BR	4\$	
3238	012164	104401	016235	TYPE ,MUNIT1		;TYPE UNIT 1
3239	012170	000207		RTS PC		
3240	012172	000000		OPEN		
3241						
3242	012174	000000		ASTAT:	0	
3243	012176	000000		BSTAT:	0	
3244						
3245						
3246	012200	117737	167004	012174	RDCODE:	
3247	012206	012777	000017	166772	2\$:	MOVE @RXDB,ASTAT
3248	012214	004737	006622		3\$:	MOV #RDER,@RXCS
3249	012220	000775				JSR PC,SDN
3250	012222	032777	000002	166760		BR 3\$
3251	012230	001403				BIT #2,@RXDB
3252	012232	004737	012050			BEQ 1\$
3253	012236	000763				JSR PC,PARTYP
3254	012240	117737	166744	012176	1\$:	BR 2\$
3255	012246	104401	016264		TYPCODE:	MOVE @RXDB,BSTAT
3256	012252	013746	012174			TYPE ,MASTAT
3257	012256	104403				ASTAT,-(SP)
3258	012260	003				MOV
3259	012261	000				TYPOS
3260	012262	104401	016150			.BYTE
3261	012266	104401	016300			.BYTE
3262	012272	013746	012176			.BYTE
3263	012276	104404				TYPE ,TAB
3264	012300	104401	016162			TYPE ,MBSTAT
3265	012304	000207				MOV BSTAT,-(SP)
						TYPON
						TYPE ,MCRLF
						RTS PC

3266 .SBTTL PATTERN GENERATOR
3267
3268 :NOTE: ALL DATA PATTERNS WILL BE MODIFIED SO THE FIRST BYTE WILL
3269 :CONTAIN THE TRACK ADDRESS. THE SECOND BYTE WILL CONTAIN THE UNIT
3270 :NUMBER AND SECTOR ADDRESS IN WHICH THE DATA IS WRITTEN. THE MOST
3271 :SIGNIFICANT BIT OF THIS SECOND BYTE INDICATES THE UNIT. UNIT 0
3272 :IF '0' UNIT 1 IF '1'. THE LAST TWO BYTES CONTAIN THE CHECK SUM.
3273 :*****
3274
3275
3276
3277 012306 012704 017456 GETPATTERN: MOV #BUFADR,R4 :SET ADDRESS OF FIRST DATA BYTE
3278 012312 005037 012564 CLR SUM :SET UP FOR ACCUMULATION OF CHECK SUM
3279 012316 013705 012352 MOV PAT,R5 :GET PATTERN BITS
3280 012322 006305 ASL R5
3281 012324 000175 012330 JMP @PATTERNS(R5)
3282 012330 012354 PATTERNS: DATA0 :000 DATA BYTE
3283 012332 012366 DATA1 :377 DATA BYTE
3284 012334 012376 FLOAT0 :FLOAT A 0 THROUGH ALL 1'S
3285 012336 012440 FLOAT1 :FLOAT A 1 THROUGH ALL 0'S
3286 012340 012446 PAT125 :125/052 DATA WORD
3287 012342 012466 PAT314 :314/063 DATA WORD
3288 012344 012476 COUNT :INCREMENT DATA PATTERN
3289 012346 012516 RANDATA :RANDOM DATA BYTE
3290
3291
3292 012350 000000 DATABYTE: 0
3293 012352 000000 PAT: 0
3294
3295
3296 :*****
3297
3298 :LOAD SOFTWARE BUFFER WITH ALL ZEROS
3299 ; PAT = 0
3300
3301 012354 005037 012350 DATA0: CLR DATABYTE
3302 012360 004737 012536 PATGEN: JSR PC,LOAD :GO LOAD THE DATA BUFFER
3303 012364 000775 BR PATGEN
3304
3305 :*****
3306
3307 :LOAD SOFTWARE BUFFER WITH ALL ONES
3308 ; PAT = 1
3309
3310
3311 012366 112737 000377 012350 DATA1: MOVB #377,DATABYTE
3312 012374 000771 BR PATGEN
3313

3314 :FLOAT A 0 THROUGH ONES IN SOFTWARE BUFFER
3315 : PAT = 2

3317 012376 112737 000376 012350 FLOATO: MOVB #376,DATABASE ;SET UP A ONES FIELD
3318 012404 000261 XPATGEN: SEC ;SET THE C BIT TO ROTATE THROUGH THE DATA
3319 012406 012702 000000 1\$: MOV #0,R2 ;CLR R2 (CAN'T USE "CLR" IT CLEARS "C" BIT)
3320 012412 103001 BCC 2\$;BR IF "C" BIT IS CLEARED
3321 012414 005202 INC R2 ;SET R2 IF "C" BIT IS SET
3322 012416 004737 012536 2\$: JSR PC,LOAD ;GO LOAD THE DATA BUFFER
3323 012422 000241 CLC ;CLEAR THE "C" BIT
3324 012424 005702 TST R2 ;IS R2 NONZERO
3325 012426 001401 BEQ 3\$;YES, SET THE "C" BIT
3326 012430 000261 SEC
3327 012432 106137 012350 3\$: ROLB DATABASE
3328 012436 000763 BR 1\$
3329
3330 ;*****
3331
3332 :FLOAT A 1 THROUGH ALL ZEROS IN SOFTWARE BUFFER
3333 : PAT = 3
3334
3335 012440 005037 012350 FLOAT1: CLR DATABASE
3336 012444 000757 BR XPATGEN
3337
3338 ;*****
3339
3340 :LOAD SOFTWARE BUFFER WITH ALTERNATING 1 AND 0 FOR
3341 :ONE BYTE AND THE COMPLIMENT INTO THE NEXT
3342 : PAT = 4
3343
3344 012446 112737 000125 012350 PAT125: MOVB #125,DATABASE
3345 012454 004737 012536 XPATGEN: JSR PC,LOAD
3346 012460 105137 012350 COMB DATABASE
3347 012464 000773 BR XPATGEN
3348
3349 ;*****
3350
3351 :LOAD SOFTWARE BUFFER WITH ALTERNATING PAIRS OF 1 AND 0 AND
3352 :COMPLIMENT INTO THE NEXT
3353 : PAT = 5
3354
3355 012466 112737 000314 012350 PAT314: MOVB #314,DATABASE
3356 012474 000767 BR XPATGEN
3357
3358 ;*****
3359
3360 :LOAD SOFTWARE BUFFER WITH COUNT PATTERN
3361 : PAT = 6
3362
3363 012476 012737 000377 012350 COUNT: MOV #377,DATABASE
3364 012504 005237 012350 1\$: INC DATABASE
3365 012510 004737 012536 JSR PC,LOAD
3366 012514 000773 BR 1\$

3367 ;*****
3368
3369 :LOAD SOFTWARE BUFFER WITH RANDOM DATA PATTERN
3370 ; PAT = 7
3371
3372 012516 004737 012566 012350 RANDATA: JSR PC,RANGEN ;GET RANDOM NUMBER
3373 012522 113737 012660 012350 MOVB RANUM,DATABYTE
3374 012530 004737 012536 JSR PC,LOAD
3375 012534 000770 BR RANDATA
3376
3377 012536 063737 012350 012564 LOAD: ADD DATABYTE,SUM ;ACCUMULATE THE PATTERN CHECK SUM
3378 012544 113724 012350 MOVB DATABYTE,(R4)+ ;LOAD THE DATA BUFFER
3379 012550 022704 017656 CMP #BUFADR+200,R4 ;HAVE 128 BYTES BEEN GENERATED
3380 012554 001401 BEQ 1\$;IF YES,RETURN TO TEST
3381 012556 000207 RTS PC ;IF NO,RETURN TO PATTERN GENERATOR
3382 012560 005726 TST (SP)+ ;TAKE PATTERN RETURN ADDRESS OF STACK
3383 012562 000207 RTS PC ;RETURN TO TEST
3384
3385 012564 000000 SUM: 0
3386
3387 012566 012700 000001 RANGEN: MOV #1,R0
3388 012572 063700 012654 ADD RAN1,R0
3389 012576 063700 012656 ADD RAN2,R0
3390 012602 042700 170000 BIC #170000,R0
3391 012606 000241 CLC
3392 012610 006100 ROL R0
3393 012612 006100 ROL R0
3394 012614 010037 012654 MOV R0,RAN1
3395 012620 005000 CLR R0
3396 012622 013700 012656 MOV RAN2,R0
3397 012626 006000 ROR R0
3398 012630 006000 ROR R0
3399 012632 063700 012654 ADD RAN1,R0
3400 012636 042700 170000 BIC #170000,R0
3401 012642 010037 012656 MOV R0,RAN2
3402 012646 010037 012660 MOV R0,RANUM
3403 012652 000207 RTS PC
3404
3405 012654 001234 RAN1: 001234
3406 012656 000765 RAN2: 000765
3407 012660 000000 RANUM: 0
3408

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 79
D 9
TRACK SEQUENCE SELECTION

SEQ 0107

3452

3453

3454

3455

3456

3457

3458

3459

3460

3461

3462 013000 105737 013164 INITTRACK: TSTB SEQUEN ;IS THIS TEST 26 SPECIAL SEQUENCE
3463 013004 100442 BMI 2\$;YES, DEC FROM TRACK 12 TO 0
3464 013006 042737 100200 001200 BIC #100200,OD ;CLEAR FIRST USED BITS
3465 013014 005737 001200 TST OD ;TEST CONTENTS OF ID,OD FOR 0
3466 013020 001440 BEQ 3\$;SEQUENCE WILL BE FROM "HOME"-52-53-114-0
3467 013022 052737 100000 013164 BIS #BIT15,SEQUEN ;LIMITS WERE SELECTED, INC FROM OD TO ID.
3468 013030 113737 001200 013154 MOVB OD,TARGET ;INIT OD AS PRESENT TRACK
3469 013036 005037 013162 CLR XID ;INIT WORKING ID AND OD LOCATIONS
3470 013042 113737 001201 013162 MOVB ID,XID
3471 013050 005037 013160 CLR XOD
3472 013054 113737 001200 013160 MOVB OD,XOD
3473 013062 013737 013162 013152 MOV XID,TRKCNTR ;SET UP NUMBER OF TRACK MOVEMENTS
3474 013070 163737 013160 013152 SUB XOD,TRKCNTR
3475 013076 005237 013152 INC TRKCNTR
3476 013102 052737 100200 001200 1\$: BIS #100200,OD ;SET FIRST TIME BITS IN ID,OD
3477 013110 000207 RTS PC
3478 013112 012737 000013 013152 2\$: MOV #1\$,TRKCNTR ;SET TRACK COUNTER
3479 013120 000770 BR 1\$
3480 013122 012737 000004 013152 3\$: MOV #4,TRKCNTR ;SET THE TRACK COUNTER
3481 013130 000764 BR 1\$

3482

3483

3484

3485

3486 013132 113737 013154 013156 GETTRACK: MOVB TARGET,PRESTRK ;RESET TO PRESENT TRACK
3487 013140 005737 013164 TST SEQUEN ;IS THIS THE LIMITED SEQUENCE
3488 013144 001410 BEQ LIMTRK ;YES, DOING ONLY 0-52-53-114
3489 013146 100446 BMI SEQ1 ;NO, SEQUENCE IS BETWEEN SELECTED LIMITS
3490 013150 000463 BR SEQ2 ;NO, THIS IS TEST 26 DEC SEQUENCE

3491

3492

3493

3494

3495

3496

3497

3498

TRKCNTR: 0
TARGET: 0
PRESTRK: 0
XOD: 0
XID: 0
SEQUEN: 0

CZRXBFO RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 80
E 9
TRACK SEQUENCE SELECTION

SEQ 0108

3499 ;*****
3500
3501
3502 013166 005737 001200 LIMTRK: ;LIMITED SEQUENCE, ACCESS TRACKS 52 TO 53 TO 114 BACK TO 0
3503 013172 100007 TST OD ;TEST HIGH ORDER FIRST TIME BIT
3504 013174 012737 000052 013154 BPL 1\$;NOT SET, ON TRACK 52
3505 013202 042737 100000 001200 MOV #52,TARGET ;GO TO TRACK 52
3506 013210 000207 BIC #BIT15,OD ;CLEAR FIRST TIME BIT
3507 013212 105737 001200 RTS PC
3508 013216 100007 1\$: TSTB OD ;TEST LOW ORDER FIRST TIME BIT
3509 013220 012737 000053 013154 BPL 2\$;NOT SET, ON TRACK 53
3510 013226 042737 000200 001200 MOV #53,TARGET ;GO TO TRACK 53
3511 013234 000207 BIC #BIT7,OD
3512 013236 023727 013154 000114 2\$: RTS PC
3513 013244 001404 BEQ 3\$;IS IT ON TRACK 114
3514 013246 012737 000114 013154 MOV #114,TARGET ;YES, GO TO TRACK 0
3515 013254 000207 RTS PC ;NO, GO TO TRACK 114
3516 013256 005037 013154 3\$: CLR TARGET ;GO TO TRACK 0
3517 013262 000207 RTS PC
3518
3519 ;*****
3520
3521 ;INCREMENT FROM OD+1 TO ID AND RETURN TO OD
3522 ; USED WHEN TRACK LIMITS ARE SELECTED
3523
3524 013264 042737 100200 001200 SEQ1: BIC #100200,OD ;CLEAR FIRST TIME BITS
3525 013272 123737 013162 013156 CMPB XID,PRESTRK ;PRESENT TRACK EQUAL TO ID
3526 013300 001004 BNE 1\$;NO GET NEW TRACK
3527 013302 113737 001200 013154 MOVB OD,TARGET ;YES RETURN TO OD
3528 013310 000207 RTS PC
3529 013312 005237 013154 1\$: INC TARGET ;ADD 1 TO TARGET TRACK
3530 013316 000207 RTS PC
3531
3532 ;*****
3533
3534 ;DECREMENT FROM ID = 12 TO OD = 0
3535 ;USED IN TEST 26 ONLY
3536
3537 013320 005737 001200 SEQ2: TST OD ;FIRST TIME BIT SET
3538 013324 100007 BPL 1\$;NO GET NEXT TRACK
3539 013326 042737 100200 001200 BIC #100200,OD ;YES CLEAR FIRST TIME BITS
3540 013334 012737 000012 013154 MOV #12,TARGET ;MOVE OUT 10 TRACKS
3541 013342 000207 RTS PC
3542 013344 005337 013154 1\$: DEC TARGET ;MOVE TO NEXT TRACK
3543 013350 000207 RTS PC

3544 .SBTTL SECTOR SELECTION
 3545
 3546 ;SECTOR INITIALIZATION AND SELECTION
 3547

3548 013352 005737 001202	INITSECTOR:	TST FIRST BNE 1\$ INC FIRST MOVB #32,LAST MOVB LAST,SECCNTR SUB FIRST,SECCNTR INC SECCNTR CLRB SECCNTR+1 MOVB FIRST,TSECTOR SUB #3,TSECTOR MOV #1,INTLEAV RTS PC	;TEST FIRST AND LAST FOR 0 ;SECTORS SPECIFIED USE THEM ;NONE SPECIFIED SET FIRST TO 1 ;SET LAST TO MAXIMUM ;SET UP SECTOR COUNTER ;PUT FIRST SECTOR IN TARGET SECTOR ;SUB 3 FROM TSECTOR AS FIRST TIME THROUGH ;IT GETS ADDED BACK ON. ;SET INTERLEAVE OFFSET
3549 013356 001005	SECCNTR:	0	
3550 013360 005237 001202	TSECTOR:	0	
3551 013364 112737 000032 001203	INTLEAV:	0	
3552 013372 113737 001203 013442	1\$:		
3553 013400 163737 001202 013442	GETSECTOR:	BIC #200,TSECTOR ADD #3,TSECTOR CMPB LAST,TSECTOR BGE 1\$ MOVB FIRST,TSECTOR ADD INTLEAV,TSECTOR INC INTLEAV BIT #BIT4,UNITSEL BEQ 2\$ BIS #BIT7,TSECTOR RTS PC	;CLEAR THE UNIT BIT BEFORE TESTING ;ADD 3 FOR INTERLEAVING ;NEW SECTOR IS WITHIN LIMITS ;RESET TARGET SECTOR TO INTERLEAVE ;ADD ON INTERLEAVE OFFSET VALUE ;UP DATE THE OFFSET VALUE ;IS THIS UNIT 0 ;NO, SET UNIT IDENTIFIER IN TARGET SECTOR
3554 013406 005237 013442			
3555 013412 105037 013443			
3556 013416 113737 001202 013444			
3557 013424 162737 000003 013444			
3558 013432 012737 000001 013446			
3559 013440 000207			
3560 013442 000000			
3561 013444 000000			
3562 013446 000000			
3563 013450 042737 000200 013444			
3564 062737 000003 013444			
3565 123737 001203 013444			
3566 013456 002010			
3567 013464 113737 001202 013444			
3568 063737 013446 013444			
3569 013472 005237 005237 013446			
3570 013474 005237 032737 000020 012752	1\$:		
3571 013502 013510 013514 001403 052737 000207	2\$:		
3572 013522 013524 013532 000200 013444			

CZRXBF0 RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 82 G 9
TYPE ROUTINE

SEQ 0110

3577
3578
3579
3580 ;ROUTINE TO TYPE ASCIZ MESSAGE. MESSAGE MUST TERMINATE WITH A 0 BYTE.
3581 ;THE ROUTINE WILL INSERT A NUMBER OF NULL CHARACTERS AFTER A LINE FEED.
3582 ;NOTE1: \$NULL CONTAINS THE CHARACTER TO BE USED AS THE FILLER CHARACTER.
3583 ;NOTE2: \$FILLS CONTAINS THE NUMBER OF FILLER CHARACTERS REQUIRED.
3584 ;NOTE3: \$FILLC CONTAINS THE CHARACTER TO FILL AFTER.
3585
3586
3587 ;CALL:
3588 ;*) USING A TRAP INSTRUCTION
3589 ; TYPE ,MESADR ;;MESADR IS FIRST ADDRESS OF AN ASCIZ STRING
3590 ;OR
3591 ; TYPE
3592 ; MESADR
3593
3594 013534 105737 013763 \$TYPE: TSTB \$TPFLG ;IS THERE A TERMINAL?
3595 013540 100002 BPL 1\$;BR IF YES
3596 013542 000000 HALT ;HALT HERE IF NO TERMINAL
3597 013544 000407 BR 3\$;LEAVE
3598 013546 010046 MOV R0,-(SP) ;SAVE R0
3599 013550 017600 000002 MOV @2(SP),R0 ;GET ADDRESS OF ASCIZ STRING
3600 013554 112046 MOVB (R0)+,-(SP) ;PUSH CHARACTER TO BE TYPED ONTO STACK
3601 013556 001005 BNE 4\$;BR IF IT ISN'T THE TERMINATOR
3602 013560 005726 TST (SP)+ ;IF TERMINATOR POP IT OFF THE STACK
3603 013562 012600 MOV (SP)+,R0 ;RESTORE R0
3604 013564 062716 000002 ADD #2,(SP) ;ADJUST RETURN PC
3605 013570 000002 RT1 ;RETURN
3606 013572 122716 000011 CMPB #HT,(SP) ;BRANCH IF <HT>
3607 013576 001430 BEQ 8\$;
3608 013600 122716 000200 CMPB #CRLF,(SP) ;BRANCH IF NOT <(CRLF>
3609 013604 001006 BNE 5\$;
3610 013606 005726 TST (SP)+ ;POP <CR><LF> EQUIV
3611 013610 104401 TYPE ;TYPE A CR AND LF
3612 013612 013765 SCRLF ;
3613 013614 105037 013750 CLRB \$CHARCNT ;CLEAR CHARACTER COUNT
3614 013620 000755 BR 2\$;GET NEXT CHARACTER
3615 013622 004737 013704 SS: JSR PC,\$TYPEC ;GO TYPE THIS CHARACTER
3616 013626 123726 013762 6\$: CMPB \$FILLC,(SP)+ ;IS IT TIME FOR FILLER CHARS.?
3617 013632 001350 BNE 2\$;IF NO GO GET NEXT CHAR.
3618 013634 013746 013760 MOV \$NULL,-(SP) ;GET # OF FILLER CHARS. NEEDED
3619 ;AND THE NULL CHAR.
3620 013640 105366 000001 7\$: DECB 1(SP) ;DOES A NULL NEED TO BE TYPED?
3621 013644 002770 BLT 6\$;BR IF NO--GO POP THE NULL OFF OF STACK
3622 013646 004737 013704 JSR PC,\$TYPEC ;GO TYPE A NULL
3623 013652 105337 013750 DECB \$CHARCNT ;DO NOT COUNT AS A COUNT
3624 013656 000770 BR 7\$;LOOP
3625
3626 ;HORIZONTAL TAB PROCESSOR
3627
3628 013660 112716 000040 8\$: MOVB #' ,(SP) ;REPLACE TAB WITH SPACE
3629 013664 004737 013704 9\$: JSR PC,\$TYPEC ;TYPE A SPACE
3630 013670 132737 000007 013750 BITB #7,\$CHARCNT ;BRANCH IF NOT AT
3631 013676 001372 BNE 9\$;TAB STOP
3632 013700 005726 TST (SP)+ ;POP SPACE OFF STACK

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 H⁹
TYPE ROUTINE PAGE 83

SEQ 0111

3633	013702	000724		BR	2\$;;GET NEXT CHARACTER		
3634	013704	105777	000044	\$TYPLOC:	TSTB	@\$TPS	;;WAIT UNTIL PRINTER IS READY	
3635	013710	100375		BPL	\$TYPLOC			
3636	013712	116677	000002	MOV B	2(SP),@\$TPB		;;LOAD CHAR TO BE TYPED INTO DATA REG.	
3637	013720	122766	000015	CMP B	#CR,2(SP)		;;IS CHARACTER A CARRIAGE RETURN?	
3638	013726	0C1003		BNE	1\$;;BRANCH IF NO	
3639	013730	105037	013750	CLRB	\$CHARCNT		;;YES--CLEAR CHARACTER COUNT	
3640	013734	000406		BR	\$TYPLOC		;;EXIT	
3641	013736	122766	000012	000002	1\$:	CMP B	#LF,2(SP)	;;IS CHARACTER A LINE FEED?
3642	013744	001402		BEQ	\$TYPLOC		;;BRANCH IF YES	
3643	013746	105227		INC B	(PC)+		;;COUNT THE CHARACTER	
3644	013750	000000		\$CHARCNT:	.WORD	0	;;CHARACTER COUNT STORAGE	
3645	013752	000207		\$TYPLOC:	RTS	PC		
3646								
3647	013754	177564		\$TPS:	.WORD	177564	;;TTY PRINTER STATUS REG. ADDRESS	
3648	013756	177566		\$TPB:	.WORD	177566	;;TTY PRINTER BUFFER REG. ADDRESS	
3649	013760	000		\$NULL:	.BYTE	0	;;CONTAINS NULL CHARACTER FOR FILLS	
3650	013761	002		\$FILLS:	.BYTE	2	;;CONTAINS # OF FILLER CHARACTERS REQUIRED	
3651	013762	012		\$FILLLOC:	.BYTE	12	;;INSERT FILL CHARS. AFTER A "LINE FEED"	
3652	013763	000		\$TPFLG:	.BYTE	0	;;"TERMINAL AVAILABLE" FLAG (BIT<07>=0=YES)	
3653	013764	077		\$QUES:	.ASCII	"?"	;;QUESTION MARK	
3654	013765	015		\$CRLF:	.ASCII	<15>	;;CARRAIGE RETURN	
3655	013766	000012		\$LF:	.ASCII	<12>	;;LINEFEED	

CZRYBFO RX11 INTERFACE TEST
CZRBF.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 84
BINARY TO OCTAL (ASCII) AND TYPE

1 9

SEQ 0112

3656 .SBTTL BINARY TO OCTAL (ASCII) AND TYPE
3657
3658
3659 :*****
3660 :*THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 6-DIGIT
3661 :*OCTAL (ASCII) NUMBER AND TYPE IT.
3662 :*\$TYPON---ENTER HERE TO SETUP SUPPRESS ZEROS AND NUMBER OF DIGITS TO TYPE
3663 :* CALL:
3664 :* MOV NUM,-(SP) ;:NUMBER TO BE TYPED
3665 :* TYPOS ;:CALL FOR TYPEOUT
3666 :* .BYTE N ;:N=1 TO 6 FOR NUMBER OF DIGITS TO TYPE
3667 :* .BYTE M ;:M=1 OR 0
3668 :* ;:1=TYPE LEADING ZEROS
3669 :* ;:0=SUPPRESS LEADING ZEROS
3670 :*
3671 :* \$TYPON---ENTER HERE TO TYPE OUT WITH THE SAME PARAMETERS AS THE LAST
3672 :* \$TYPON OR \$TYPOC
3673 :* CALL:
3674 :* MOV NUM,-(SP) ;:NUMBER TO BE TYPED
3675 :* TYPOS ;:CALL FOR TYPEOUT
3676 :*
3677 :* \$TYPOC---ENTER HERE FOR TYPEOUT OF A 16 BIT NUMBER
3678 :* CALL:
3679 :* MOV NUM,-(SP) ;:NUMBER TO BE TYPED
3680 :* TYPOS ;:CALL FOR TYPEOUT
3681 013770 017646 000000 014213 \$TYPON: MOV @(SP),-(SP) ;:PICKUP THE MODE
3682 013774 116637 000001 014213 MOVB 1(SP),\$OFILL ;:LOAD ZERO FILL SWITCH
3683 014002 112637 014215 MOVB (SP)+,\$OMODE+1 ;:NUMBER OF DIGITS TO TYPE
3684 014006 062716 000002 ADD #2,(SP) ;:ADJUST RETURN ADDRESS
3685 014012 000406 BR STYPON
3686 014014 112737 000001 014213 \$TYPOC: MOVB #1,\$OFILL ;:SET THE ZERO FILL SWITCH
3687 014022 112737 000006 014215 MOVB #6,\$OMODE+1 ;:SET FOR SIX(6) DIGITS
3688 014030 112737 000005 014212 STYPON: MOVB #5,\$OCNT ;:SET THE ITERATION COUNT
3689 014036 010346 MOV R3,-(SP) ;:SAVE R3
3690 014040 010446 MOV R4,-(SP) ;:SAVE R4
3691 014042 010546 MOV R5,-(SP) ;:SAVE R5
3692 014044 113704 014215 MOVB \$OMODE+1,R4 ;:GET THE NUMBER OF DIGITS TO TYPE
3693 014050 005404 NEG R4
3694 014052 062704 000006 ADD #6,R4 ;:SUBTRACT IT FOR MAX. ALLOWED
3695 014056 110437 014214 MOVB R4,\$OMODE ;:SAVE IT FOR USE
3696 014062 113704 014213 MOVB \$OFILL,R4 ;:GET THE ZERO FILL SWITCH
3697 014066 016605 000012 MOV 12(SP),R5 ;:PICKUP THE INPUT NUMBER
3698 014072 005003 CLR R3 ;:CLEAR THE OUTPUT WORD
3699 014074 006105 1\$: ROL R5 ;:ROTATE MSB INTO "C"
3700 014076 000404 BR 3\$;:GO DO MSB
3701 014100 006105 2\$: ROL R5 ;:FORM THIS DIGIT
3702 014102 006105 ROL R5
3703 014104 006105 ROL R5
3704 014106 010503 MOV R5,R3
3705 014110 006103 3\$: ROL R3 ;:GET LSB OF THIS DIGIT
3706 014112 105337 014214 DECB \$OMODE ;:TYPE THIS DIGIT?
3707 014116 100016 BPL 7\$;:BR IF NO
3708 014120 042703 177770 BIC #177770,R3 ;:GET RID OF JUNK
3709 014124 001002 BNE 4\$;:TEST FOR 0
3710 014126 005704 TST R4 ;:SUPPRESS THIS 0?
3711 014130 001403 BEQ 5\$;:BR IF YES

CZRXBFO RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 85
J 9
BINARY TO OCTAL (ASCII) AND TYPE

SEQ 0113

3712 014132 005204 4\$: INC R4 ;:DON'T SUPPRESS ANYMORE 0'S
3713 014134 052703 000060 BIS #'0,R3 ;:MAKE THIS DIGIT ASCII
3714 014140 052703 000040 5\$: BIS #' ,R3 ;:MAKE ASCII IF NOT ALREADY
3715 014144 110337 014210 MOVB R3,8\$;:SAVE FOR TYPING
3716 014150 104401 014210 TYPE ,8\$;:GO TYPE THIS DIGIT
3717 014154 105337 014212 7\$: DECB \$OCNT ;:COUNT BY 1
3718 014160 003347 BGT 2\$;:BR IF MORE TO DO
3719 014162 002402 BLT 6\$;:BR IF DONE
3720 014164 005204 INC R4 ;:INSURE LAST DIGIT ISN'T A BLANK
3721 014166 000744 BR 2\$;:GO DO THE LAST DIGIT
3722 014170 012605 6\$: MOV (SP)+,R5 ;:RESTORE R5
3723 014172 012604 MOV (SP)+,R4 ;:RESTORE R4
3724 014174 012603 MOV (SP)+,R3 ;:RESTORE R3
3725 014176 016666 000002 000004 MOV 2(SP),4(SP) ;:SET THE STACK FOR RETURNING
3726 014204 012616 MOV (SP)+,(SP)
3727 014206 000002 RTI ;:RETURN
3728 014210 000 8\$: .BYTE 0 ;:STORAGE FOR ASCII DIGIT
3729 014211 000 .BYTE 0 ;:TERMINATOR FOR TYPE ROUTINE
3730 014212 000 \$OCNT: .BYTE 0 ;:OCTAL DIGIT COUNTER
3731 014213 000 \$OFILL: .BYTE 0 ;:ZERO FILL SWITCH
3732 014214 000000 \$OMODE: .WORD 0 ;:NUMBER OF DIGITS TO TYPE

CZRXBFO RX11 INTERFACE TEST
CZRXBPF.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 86
K 9
SAVE AND RESTORE R0-R5 ROUTINES

SEQ 0114

3733 .SBTTL SAVE AND RESTORE R0-R5 ROUTINES
3734
3735 :*****
3736 ;*SAVE R0-R5
3737 ;*CALL:
3738 ;* SAVREG
3739 ;*UPON RETURN FROM \$SAVREG THE STACK WILL LOOK LIKE:
3740 ;*
3741 ;*TOP---(+16)
3742 ;* +2---(+18)
3743 ;* +4---R5
3744 ;* +6---R4
3745 ;* +8---R3
3746 ;*+10---R2
3747 ;*+12---R1
3748 ;*+14---R0
3749
3750 014216
3751 014216 010046 MOV R0,-(SP) ;:PUSH R0 ON STACK
3752 014220 010146 MOV R1,-(SP) ;:PUSH R1 ON STACK
3753 014222 010246 MOV R2,-(SP) ;:PUSH R2 ON STACK
3754 014224 010346 MOV R3,-(SP) ;:PUSH R3 ON STACK
3755 014226 010446 MOV R4,-(SP) ;:PUSH R4 ON STACK
3756 014230 010546 MOV R5,-(SP) ;:PUSH R5 ON STACK
3757 014232 016646 000022 MOV 22(SP),-(SP) ;:SAVE PS OF MAIN FLOW
3758 014236 016646 000022 MOV 22(SP),-(SP) ;:SAVE PC OF MAIN FLOW
3759 014242 016646 000022 MOV 22(SP),-(SP) ;:SAVE PS OF CALL
3760 014246 016646 000022 MOV 22(SP),-(SP) ;:SAVE PC OF CALL
3761 014252 000002 RTI
3762
3763 ;*RESTORE R0-R5
3764 ;*CALL:
3765 ;* RESREG
3766 014254
3767 014254 012666 000022 \$RESREG: MOV (SP)+,22(SP) ;:RESTORE PC OF CALL
3768 014260 012666 000022 MOV (SP)+,22(SP) ;:RESTORE PS OF CALL
3769 014264 012666 000022 MOV (SP)+,22(SP) ;:RESTORE PC OF MAIN FLOW
3770 014270 012666 000022 MOV (SP)+,22(SP) ;:RESTORE PS OF MAIN FLOW
3771 014274 012605 MOV (SP)+,R5 ;:POP STACK INTO R5
3772 014276 012604 MOV (SP)+,R4 ;:POP STACK INTO R4
3773 014300 012603 MOV (SP)+,R3 ;:POP STACK INTO R3
3774 014302 012602 MOV (SP)+,R2 ;:POP STACK INTO R2
3775 014304 012601 MOV (SP)+,R1 ;:POP STACK INTO R1
3776 014306 012600 MOV (SP)+,R0 ;:POP STACK INTO R0
3777 014310 000002 RTI

CZRXBFO RX11 INTERFACE TEST
CZRXB.F.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 L 9
TTY INPUT ROUTINE PAGE 87

L 9

PAGE 87

```

3778 .SBTTL TTY INPUT ROUTINE
3779
3780
3781 014312 177560
3782 014314 177562
3783
3784
3785
3786 ;*****$TKS: .WORD 177560 ;TTY KBD STATUS
3787 ;*****$TKB: .WORD 177562 ;TTY KBD BUFFER
3788
3789 ;*****$ENABL LSB
3790
3791 ;*****$CKSWR: CMP #SWREG,SWR ;IS THE SOFT-SWR SELECTED?
3792 ;*****BNE 15$ ;BRANCH IF NO
3793 ;*****TSTB @$TKS ;CHAR THERE?
3794 ;*****BPL 15$ ;IF NO, DON'T WAIT AROUND
3795 ;*****MOVB @$TKB,-(SP) ;SAVE THE CHAR
3796 ;*****BIC #^C177,(SP) ;STRIP-OFF THE ASCII
3797 ;*****CMP #7,(SP)+ ;IS IT A CONTROL G?
3798 ;*****BNE 15$ ;NO, RETURN TO USER
3799 ;*****CMPB $AUTOB,#1 ;ARE WE RUNNING IN AUTO-MODE?
3800 ;*****BEQ 15$ ;BRANCH IF YES
3801
3802 014362 104401 015043
3803 014366 104401 015050
3804 014372 013746 000176
3805 014376 104402
3806 014400 104401 015061
3807 014404 005046
3808 014406 005046
3809 014410 105777 177676
3810 014414 100375
3811 014416 117746 177672
3812 014422 042716 177600
3813
3814
3815
3816 014426 021627 000025
3817 014432 001005
3818 014434 104401 015036
3819 014440 062706 000006
3820 014444 000757
3821
3822
3823 014446 021627 000015
3824 014452 001022
3825 014454 005766 000004
3826 014460 001403
3827 014462 016677 000002 164526
3828 014470 062706 000006
3829 014474 104401 013765
3830 014500 123727 015073 000001
3831 014506 001003
3832 014510 012777 000100 177574
3833 014516 000002
3834
3835 ;*****SGTWR: TYPE ,SCNTLG ;ECHO THE CONTROL-G (^G)
3836 ;*****TYPE ,SMSWR ;TYPE CURRENT CONTENTS
3837 ;*****MOV SWREG,-(SP) ;SAVE SWREG FOR TYPEOUT
3838 ;*****TYPOC ;GO TYPE--OCTAL ASCII(ALL DIGITS)
3839 ;*****TYPE ,SMNEW ;PROMPT FOR NEW SWR
3840 ;*****19$: CLR -(SP) ;CLEAR COUNTER
3841 ;*****CLR -(SP) ;THE NEW SWR
3842 ;*****7$: TSTB @$TKS ;CHAR THERE?
3843 ;*****BPL 7$ ;IF NOT TRY AGAIN
3844
3845 ;*****MOVB @$TKB,-(SP) ;PICK UP CHAR
3846 ;*****BIC #^C177,(SP) ;MAKE IT 7-BIT ASCII
3847
3848
3849 ;*****9$: CMP (SP),#25 ;IS IT A CONTROL-U?
3850 ;*****BNE 10$ ;BRANCH IF NOT
3851 ;*****TYPE ,SCNTLU ;YES, ECHO CONTROL-U (^U)
3852 ;*****20$: ADD #6,SP ;IGNORE PREVIOUS INPUT
3853 ;*****BR 19$ ;LET'S TRY IT AGAIN
3854
3855
3856 ;*****10$: CMP (SP),#15 ;IS IT A <CR>?
3857 ;*****BNE 16$ ;BRANCH IF NO
3858 ;*****TST 4(SP) ;YES, IS IT THE FIRST CHAR?
3859 ;*****BEQ 11$ ;BRANCH IF YES
3860 ;*****MOV 2(SP),@SWR ;SAVE NEW SWR
3861 ;*****ADD #6,SP ;CLEAR UP STACK
3862 ;*****TYPE ,$CRLF ;ECHO <CR> AND <LF>
3863 ;*****CMPB $INTAG,#1 ;RE-ENABLE TTY KBD INTERRUPTS?
3864 ;*****BNE 15$ ;BRANCH IF NOT
3865 ;*****MOV #100,@$TKS ;RE-ENABLE TTY KBD INTERRUPTS
3866 ;*****RTI ;RETURN

```

CZRXBF0 RX11 INTERFACE TEST
CZRXBF.P11 09-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 M 9
TTY INPUT ROUTINE PAGE 88

SEQ 0116

3834 014520 004737 013704 16\$: JSR PC,\$TYPEC ;ECHO CHAR
3835 014524 021627 000060 CMP (SP),#60 ;CHAR < 0?
3836 014530 002420 BLT 18\$;BRANCH IF YES
3837 014532 021627 000067 CMP (SP),#67 ;CHAR > ?
3838 014536 003015 BGT 18\$;BRANCH IF YES
3839 014540 042726 000060 BIC #60,(SP)+ ;STRIP-OFF ASCII
3840 014544 005766 000002 TST 2(SP) ;IS THIS THE FIRST CHAR
3841 014550 001403 BEQ 17\$;BRANCH IF YES
3842 014552 006316 ASL (SP) ;NO, SHIFT PRESENT
3843 014554 006316 ASL (SP) ;CHAR OVER TO MAKE
3844 014556 006316 ASL (SP) ;ROOM FOR NEW ONE.
3845 014560 005266 000002 17\$: INC 2(SP) ;KEEP COUNT OF CHAR
3846 014564 056616 177776 BIS -2(SP),(SP) ;SET IN NEW CHAR
3847 014570 000707 BR 7\$;GET THE NEXT ONE
3848 014572 104401 013764 18\$: TYPE ,SQUES ;TYPE ?<CR><LF>
3849 014576 000720 BR 20\$;SIMULATE CONTROL-U
.DSABL LSB

;*****
;*THIS ROUTINE WILL INPUT A SINGLE CHARACTER FROM THE TTY
;*CALL:
;* RUDCHR ;INPUT A SINGLE CHARACTER FROM THE TTY
;* RETURN HERE ;CHARACTER IS ON THE STACK
;* ;WITH PARITY BIT STRIPPED OFF

3861 014600 011646 SRDCHR: MOV (SP),-(SP) ;PUSH DOWN THE PC
3862 014602 016666 000004 000002 MOV 4(SP),2(SP) ;SAVE THE PS
3863 014610 105777 177476 18\$: TSTB @STKS ;WAIT FOR
3864 014614 100375 BPL 1\$;A CHARACTER
3865 014616 117766 177472 000004 MOVB @STKB,4(SP) ;READ THE TTY
3866 014624 042766 177600 000004 BIC #^C<177>,4(SP) ;GET RID OF JUNK IF ANY
3867 014632 026627 000004 000023 CMP 4(SP),#23 ;IS IT A CONTROL-S?
3868 014640 001013 BNE 3\$;BRANCH IF NO
3869 014642 105777 177444 2\$: TSTB @STKS ;WAIT FOR A CHARACTER
3870 014646 100375 BPL 2\$;LOOP UNTIL ITS THERE
3871 014650 117746 177440 MOVB @STKB,-(SP) ;GET CHARACTER
3872 014654 042716 177600 BIC #^C177,(SP) ;MAKE IT 7-BIT ASCII
3873 014660 022627 000021 CMP (SP)+,#21 ;IS IT A CONTROL-Q?
3874 014664 001366 BNE 2\$;IF NOT DISCARD IT
3875 014666 000750 BR 1\$;YES, RESUME
3876 014670 026627 000004 000140 3\$: CMP 4(SP),#140 ;IS IT UPPER CASE?
3877 014676 002407 BLT 4\$;BRANCH IF YES
3878 014700 026627 000004 000175 CMP 4(SP),#175 ;IS IT A SPECIAL CHAR?
3879 014706 003003 BGT 4\$;BRANCH IF YES
3880 014710 042766 000040 000004 BIC #40,4(SP) ;MAKE IT UPPER CASE
3881 014716 000002 4\$: RTI ;GO BACK TO USER
3882 ;*****

3883 ;*THIS ROUTINE WILL INPUT A STRING FROM THE TTY
3884 ;*CALL:
;* RDLIN ;INPUT A STRING FROM THE TTY
;* RETURN HERE ;ADDRESS OF FIRST CHARACTER WILL BE ON THE STACK
;* ;TERMINATOR WILL BE A BYTE OF ALL 0'S
3885
3886
3887
3888
3889 014720 010346 SRDLIN: MOV R3,-(SP) ;SAVE R3

CZRXBF0 RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22 MACY11 30A(1052) 29-MAY-79 08:23 N⁹
TTY INPUT ROUTINE PAGE 89

SEQ 0117

3890 014722 012703 015026	1\$: MOV #\$TTYIN,R3	;;GET ADDRESS	C1
3891 014726 022703 015036	2\$: CMP #\$TTYIN+8.,R3	;;BUFFER FULL?	C2
3892 014732 101405	BLOS 4\$;;BR IF YES	GC
3893 014734 104407	RDCHR	;;GO READ ONE CHARACTER FROM THE TTY	GT
3894 014736 112613	MOV B (SP)+,(R3)	;;GET CHARACTER	HA
3895 014740 122713 000177	10\$: CMPB #177,(R3)	;;IS IT A RUBOUT	HE
3896 014744 001003	BNE 3\$;;SKIP IF NOT	HL
3897 014746 104401 013764	4\$: TYPE ,SQUES	;;TYPE A '??'	HL
3898 014752 000763	BR 1\$;;CLEAR THE BUFFER AND LOOP	HL
3899 014754 111337 015024	3\$: MOVB (R3),9\$;;ECHO THE CHARACTER	HL
3900 014760 104401 015024	TYPE ,9\$		HL
3901 014764 122723 000015	CMPB #15,(R3)+	;;CHECK FOR RETURN	HL
3902 014770 001356	BNE 2\$;;LOOP IF NOT RETURN	HL
3903 014772 105063 177777	CLRB -1(R3)	;;CLEAR RETURN (THE 15)	HO
3904 014776 104401 013766	TYPE ,SLF	;;TYPE A LINE FEED	HT
3905 015002 012603	MOV (SP)+,R3	;;RESTORE R3	HU
3906 015004 011646	MOV (SP),-(SP)	;;ADJUST THE STACK AND PUT ADDRESS OF THE	ID
3907 015006 016666 000004 000002	MOV 4(SP),2(SP)	;; FIRST ASCII CHARACTER ON IT	IL
3908 015014 012766 015026 000004	MOV #\$TTYIN,4(SP)		IN
3909 015022 000002	RTI	;;RETURN	IN
3910 015024 000	9\$: .BYTE 0	;;STORAGE FOR ASCII CHAR. TO TYPE	IN
3911 015025 000	.BYTE 0	;;TERMINATOR	IN
3912 015026 000010	\$TTYIN: .BLKB 8.	;;RESERVE 8 BYTES FOR TTY INPUT	IN
3913 015036 052536 005015 000	\$CNTLU: .ASCIZ /^U/<15><12>	;;CONTROL 'U'	IO
3914 015043 136 006507 000012	\$CNTLG: .ASCIZ /^G/<15><12>	;;CONTROL 'G'	KR
3915 015050 005015 053523 020122	\$MSWR: .ASCIZ <15><12>/SWR = /		LA
3916 015056 020075 000	3917 015061 040 047040 053505	SMNEW: .ASCIZ / NEW = /	LF
3918 015066 036440 000040	SAUTOB: .BYTE 0	;;AUTO MODE FLAG	LIP
3919 015072 000	SINTAG: .BYTE 0	;;INTERRUPT MODE FLAG	LO
3920 015073 000			LOC

3921 .SBTTL TRAP DECODER

3922

3923 ;*****

3924 ;*THIS ROUTINE WILL PICKUP THE LOWER BYTE OF THE "TRAP" INSTRUCTION

3925 ;*AND USE IT TO INDEX THROUGH THE TRAP TABLE FOR THE STARTING ADDRESS

3926 ;*OF THE DESIRED ROUTINE. THEN USING THE ADDRESS OBTAINED IT WILL

3927 ;*GO TO THAT ROUTINE.

3928

3929 015074 010046 000002 \$TRAP: MOV R0,-(SP) ;;SAVE R0

3930 015076 016600 000002 MOV 2(SP),R0 ;;GET TRAP ADDRESS

3931 015102 005740 TST -(R0) ;;BACKUP BY 2

3932 015104 111000 MOVB (R0),R0 ;;GET RIGHT BYTE OF TRAP

3933 015106 006300 ASL R0 ;;POSITION FOR INDEXING

3934 015110 016000 015130 MOV \$TRPAD(R0),R0 ;;INDEX TO TABLE

3935 015114 000200 RTS R0 ;;GO TO ROUTINE

3936

3937

3938 ;THIS IS USE TO HANDLE THE "GETPRI" MACRO

3939

3940 015116 011646 000004 000002 \$TRAP2: MOV (SP),-(SP) ;;MOVE THE PC DOWN

3941 015120 016666 000002 MOV 4(SP),2(SP) ;;MOVE THE PSW DOWN

3942 015126 000002 RTI ;;RESTORE THE PSW

3943

3944 .SBTTL TRAP TABLE

3945

3946 ;*THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED

3947 ;*BY THE "TRAP" INSTRUCTION.

3948

3949 ; ROUTINE

3950 -----

3951 015130 015116 \$TRPAD: .WORD \$TRAP2

3952 015132 013534 \$TYPE ;;CALL=TYPE TRAP+1(104401) TTY TYPEOUT ROUTINE

3953 015134 014014 \$TYPLOC ;;CALL=TYPLOC TRAP+2(104402) TYPE OCTAL NUMBER (WITH LEADING ZEROS)

3954 015136 013770 \$TYPPOS ;;CALL=TYPOS TRAP+3(104403) TYPE OCTAL NUMBER (NO LEADING ZEROS)

3955 015140 014030 \$TYPON ;;CALL=TYPON TRAP+4(104404) TYPE OCTAL NUMBER (AS PER LAST CALL)

3956

3957 015142 014366 \$GTSWR ;;CALL=GTSWR TRAP+5(104405) GET SOFT-SWR SETTING

3958

3959 015144 014316 \$CKSWR ;;CALL=CKSWR TRAP+6(104406) TEST FOR CHANGE IN SOFT-SWR

3960 015146 014600 \$RDCHR ;;CALL=RDCHR TRAP+7(104407) TTY TYPEIN CHARACTER ROUTINE

3961 015150 014720 \$RDLIN ;;CALL=RDLIN TRAP+10(104410) TTY TYPEIN STRING ROUTINE

3962 015152 014216 \$SAVREG ;;CALL=SAVREG TRAP+11(104411) SAVE R0-R5 ROUTINE

3963 015154 014254 \$RESREG ;;CALL=RESREG TRAP+12(104412) RESTORE R0-R5 ROUTINE

3964 015156 006544 XSUBSCOPE ;;CALL=SUBSCOPE TRAP+13(104413)

3965 .SBTTL POWER DOWN AND UP ROUTINES

3966

3967

3968 :*****
:POWER DOWN ROUTINE

3969 015160 012737 015324 000024 \$PWRDN: MOV #SILLUP,@#PWRVEC ;;SET FOR FAST UP
3970 015166 012737 000340 000026 MOV #340,@#PWRVEC+2 ;;PRIO:7
3971 015174 010046 MOV R0,-(SP) ;;PUSH R0 ON STACK
3972 015176 010146 MOV R1,-(SP) ;;PUSH R1 ON STACK
3973 015200 010246 MOV R2,-(SP) ;;PUSH R2 ON STACK
3974 015202 010346 MOV R3,-(SP) ;;PUSH R3 ON STACK
3975 015204 010446 MOV R4,-(SP) ;;PUSH R4 ON STACK
3976 015206 010546 MOV R5,-(SP) ;;PUSH R5 ON STACK
3977 015210 017746 164002 MOV @SWR,-(SP) ;;PUSH @SWR ON STACK
3978 015214 010637 015330 MOV SP,\$SAVR6 ;;SAVE SP
3979 015220 012737 015232 000024 MOV #\$PWRUP,@#PWRVEC ;;SET UP VECTOR
3980 015226 000000 HALT
3981 015230 000776 BR .-2 ;;HANG UP

3982

3983 :*****
:POWER UP ROUTINE

3984 015232 012737 015324 000024 \$PWRUP: MOV #SILLUP,@#PWRVEC ;;SET FOR FAST DOWN
3985 015240 013706 015330 MOV \$SAVR6,SP ;;GET SP
3986 015244 005037 015330 CLR \$SAVR6 ;;WAIT LOOP FOR THE TTY
3987 015250 005237 015330 1\$: INC \$SAVR6 ;;WAIT FOR THE INC
3988 015254 001375 BNE 1\$;;OF WORD
3989 015256 012677 163734 MOV (SP)+,@SWR ;;POP STACK INTO @SWR
3990 015262 012605 MOV (SP)+,R5 ;;POP STACK INTO R5
3991 015264 012604 MOV (SP)+,R4 ;;POP STACK INTO R4
3992 015266 012603 MOV (SP)+,R3 ;;POP STACK INTO R3
3993 015270 012602 MOV (SP)+,R2 ;;POP STACK INTO R2
3994 015272 012601 MOV (SP)+,R1 ;;POP STACK INTO R1
3995 015274 012600 MOV (SP)+,R0 ;;POP STACK INTO R0
3996 015276 012737 015160 000024 MOV #\$PWRDN,@#PWRVEC ;;SET UP THE POWER DOWN VECTOR
3997 015304 012737 000340 000026 MOV #340,@#PWRVEC+2 ;;PRIO:7
3998 015312 104401 TYPE
4000 015314 015332 SPWRMG: .WORD SPOWER ;;REPORT THE POWER FAILURE
4001 015316 012716 MOV (PC)+,(SP) ;;POWER FAIL MESSAGE POINTER
4002 015320 001350 SPWRAD: .WORD RESTART ;;RESTART AT RESTART
4003 015322 000002 RTI
4004 015324 000000 SILLUP: HALT ;;THE POWER UP SEQUENCE WAS STARTED
4005 015326 000776 BR .-2 ;;BEFORE THE POWER DOWN WAS COMPLETE
4006 015330 000000 \$SAVR6: 0 ;;PUT THE SP HERE
4007 015332 005015 047520 042527 \$POWER: .ASCIZ <15><12>"POWER"
4008 015340 000122 .EVEN

CZRXBFO RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 92
D 10
SINGLE LENGTH BINARY TO DECIMAL ASCIZ ROUTINE

SEQ 0120

4010
4011
4012
4013 ;*****
4014 ;*THIS ROUTINE WILL CONVERT A 16-BIT UNSIGNED BINARY NUMBER TO AN
4015 ;*UNSIGNED DECIMAL ASCIZ NUMBER.
4016 ;*CALL
4017 ;* MOV NUMBER,-(SP) ;;PUT BINARY NUMBER ON THE STACK
4018 ;* JSR PC,@#SSB2D ;;CALL
4019 ;* RETURN ;;ADDRESS OF THE 1ST ASCIZ CHAR.IS ON THE STACK
4020
4021 015342 016637 000002 015372 \$SB2D: MOV 2(SP),1\$;;SAVE BINARY NUMBER
4022 015350 012746 015372 MOV #1\$,-(SP) ;;SET POINTER
4023 015354 004737 015376 JSR PC,@#SDB2D ;;CALL DOUBLE LENGTH CONVERT
4024 015360 062716 000005 ADD #5,(SP) ;;ONLY ALLOW FIVE CHARACTERS
4025 015364 012666 000002 MOV (SP)+,2(SP) ;;PICKUP POINTER
4026 015370 000207 RTS PC ;;RETURN
4027 015372 000000 000000 1\$: .WORD 0,0
4028
4029 .SBTTL DOUBLE LENGTH BINARY TO DECIMAL ASCII CONVERT ROUTINE
4030
4031 ;*****
4032 ;*THIS ROUTINE WILL CONVERT A 32-BIT BINARY NUMBER TO AN UNSIGNED
4033 ;*DECIMAL (ASCII) NUMBER. THE SIGN OF THE BINARY NUMBER MUST BE
4034 ;*POSITIVE.
4035 ;*CALL
4036 ;* MOV #PNTR,-(SP) ;;pointer to low word of binary number
4037 ;* JSR PC,@#SDB2D ;;the first address of asciz
4038 ;* RETURN ;;is on the stack
4039
4040
4041 015376 104411
4042 015400 016602 000002 \$DB2D: SAVREG ;;SAVE REGISTERS
4043 015404 012700 015556 MOV 2(SP),R2 ;;PICKUP THE DATA POINTER
4044 015410 010066 000002 MOV #\$DECVL,R0 ;;GET ADDRESS OF "\$DECVL" STRING
4045 015414 012201 MOV R0,2(SP) ;;PUT ADDRESS OF ASCIZ STRING ON STACK
4046 015416 012202 MOV (R2)+,R1 ;;PICKUP THE BINARY NUMBER
4047 015420 012737 000012 015474 MOV #10.,4\$;;SET UP TO DO 10 CONVERSIONS
4048 015426 012704 015506 MOV #STNPWR,R4 ;;ADDRESS OF TEN POWER
4049 015432 012705 015510 MOV #STNPWR+2,R5
4050 015436 005003 1\$: CLR R3 ;;CLEAR PARTIAL
4051 015440 161401 2\$: SUB (R4),R1 ;;SUBTRACT TEN POWER
4052 015442 005602 SBC R2
4053 015444 161502 SUB (R5),R2
4054 015446 002402 BLT 3\$;;BR IF TEN POWER TO LARGE
4055 015450 005203 INC R3 ;;ADD 1 TO PARTIAL
4056 015452 000772 BR 2\$;;LOOP
4057 015454 062401 3\$: ADD (R4)+,R1 ;;RESTORE SUBTRACTED VALUE
4058 015456 005502 ADC R2
4059 015460 062402 ADD (R4)+,R2
4060 015462 022525 CMP (R5)+,(R5)+ ;;MOVE TO NEXT TEN POWER
4061 015464 052703 000060 BIS #'0,R3 ;;CHANGE PARTIAL TO ASCII
4062 015470 110320 MOVB R3,(R0)+ ;;SAVE IT
4063 015472 005327 DEC (PC)+ ;;DONE?
4064 015474 000000 4\$: .WORD 0 ;;BR IF NO
4065 015476 001357 BNE 1\$;;BR IF NO

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 93
E 10
DOUBLE LENGTH BINARY TO DECIMAL ASCII CONVERT ROUTINE

SEQ 0121

4066 015500 105020	CLRB (R0)+	;;TERMINATOR
4067 015502 104412	RESREG	;;RESTORE REGISTERS
4068 015504 000207	RTS PC	;;RETURN
4069 015506 145000	\$TNPWR: 145000	;;1.0E09
4070 015510 035632	35632	
4071 015512 160400	160400	;;1.0E08
4072 015514 002765	2765	
4073 015516 113200	113200	;;1.0E07
4074 015520 000230	230	
4075 015522 041100	041100	;;1.0E06
4076 015524 000017	17	
4077 015526 103240	103240	;;1.0E05
4078 015530 000001	1	
4079 015532 023420	23420	;;1.0E04
4080 015534 000000	0	
4081 015536 001750	1750	;;1.0E03
4082 015540 000000	0	
4083 015542 000144	144	;;1.0E02
4084 015544 000000	0	
4085 015546 000012	12	;;1.0E01
4086 015550 000000	0	
4087 015552 000001	1	;;1.0E00
4088 015554 000000	0	
4089 015556 000014	\$DECVL: .BLKB 12.	;;RESERVE STORAGE FOR ASCIZ STRING
4090		

CZRXBF0 RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22

F 10
MACY11 30A(1052) 29-MAY-79 08:23 PAGE 94
DOUBLE LENGTH BINARY TO DECIMAL ASCII CONVERT ROUTINE

SEQ 0122

4091
4092
4093
4094
4095
4096
4097
4098 015572 010046 RTJUST: MOV R0,-(SP) ;SAVE R0
4099 015574 016600 000004 MOV 4(SP),R0 ;PICK UP ADDRESS OF ASCIZ STRING
4100 015600 010037 015632 MOV R0,3\$;SAVE ADDRESS FOR TYPE OUT
4101 015604 105710 1\$: TSTB (R0) ;IS THIS THE TERMINATOR
4102 015606 001406 BEQ 2\$;IF YES TYPE IT OUT
4103 015610 122710 000060 CMPB #'0,(R0) ;IS IT A ZERO
4104 015614 001005 BNE 4\$;IF NO GO PRINT IT
4105 015616 112720 000040 MOVB #' ,(R0)+ ;IF YES REPLACE IT WITH A SPACE
4106 015622 000770 E? 1\$;TEST NEXT CHAR.
4107 015624 112740 000060 2\$: MOV #'0,-(R0) ;STRING OFF ALL ZEROS,PUT BACK THE LAST ONE
4108 015630 104401 4\$: TYPE ;TYPE THE STRING
4109 015632 000000 3\$: OPEN
4110 015634 012600 MOV (SP)+,R0 ;RESTORE R0
4111 015636 012616 MOV (SP)+,(SP) ;RESTORE THE STACK
4112 015640 000207 RTS PC ;RETURN
4113
4114 ;TYPES 16 BIT WORD IN DECIMAL
4115
4116 015642 012546 SGLDEC: MOV (R5)+,-(SP) ;PUT NUMBER TO BE TYPED ON STACK
4117 015644 004737 015342 JSR PC,@#\$SB2D ;CONVERT NUMBER TO DECIMAL
4118 015650 004737 015572 JSR PC,RTJUST ;TYPE THE DECIMAL NUMBER
4119 015654 000205 RTS R5

CZRXBF0 RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22 MACY11 30A(1052) 29-MAY-79 08:23 PAGE 95

G 10

SEQ 0123

4120 .SBTTL MESSAGES
4121
4122
4123 015656 042524 052123 050040 MDTESTP: .ASCIZ "TEST PARAMETERS: "
4124 015664 051101 046501 052105
4125 015672 051105 035123 000040
4126
4127 015700 005015 042412 040522 MXEHEADER: .ASCIZ <15><12><12> 'ERADR FAST FAPT' GOOD BAD PASS"
4128 015706 051104 020040 040506
4129 015714 052123 020040 043040
4130 015722 050101 020124 020040
4131 015730 020040 020040 020040
4132 015736 043440 047517 020104
4133 015744 020040 040502 020104
4134 015752 020040 020040 040520
4135 015760 051523 000
4136 015763 125 042516 050130 MUNXDD: .ASCIZ "UNEXPECTED D D MARK"<15><12>
4137 015770 041505 042524 020104
4138 015776 020104 020104 040515
4139 016004 045522 005015 000
4140
4141 016011 104 042040 046440 MDDMIS: .ASCIZ 'D D MARK MISSING'<15><12>
4142 016016 051101 020113 044515
4143 016024 051523 047111 006507
4144 016032 000012
4145
4146
4147 016034 040504 040524 020054 MDERHDR: .ASCIZ "DATA, NO STATUS ERROR"
4148 016042 047516 051440 040524
4149 016050 052524 020123 051105
4150 016056 047522 000122
4151
4152 016062 047440 020116 051124 MTRK: .ASCIZ " ON TRACK"
4153 016070 041501 000113
4154
4155 016074 020040 051106 046517 MPRES: .ASCIZ " FROM TRACK"
4156 016102 052040 040522 045503
4157 016110 000
4158
4159 016111 040 020057 042523 MSECT: .ASCIZ " / SECTOR"
4160 016116 052103 051117 000
4161
4162 016123 015 020012 054502 MCOLUMN: .ASCIZ <15><12>" BYTE BAD GOOD"<15><12>
4163 016130 042524 020040 040502
4164 016136 020104 043440 047517
4165 016144 006504 000012
4166
4167 016150 020040 020040 TAB: .ASCIZ <40><40><40><40><40><40>
4168 016156 000
4169
4170 016157 040 000040 DBLSP: .ASCIZ <40><40>
4171
4172 016162 005015 000 MCRLF: .ASCIZ <15><12>
4173
4174 016165 015 042412 051122 MERHEADER: .ASCIZ <15><12>"ERROR CONDITIONS: TEST PC = "
4175 016172 051117 041440 047117

CZRXBFO RX11 INTERFACE TEST
CZRXBFP11 08-MAY-79 14:22 MACY11 30A(1052) MESSAGES

29-MAY-79 08:23 H 10 PAGE 96

SEQ 0124

4176 016200 044504 044524 047117
4177 016206 035123 020040 042524
4178 016214 052123 050040 020103
4179 016222 020075 000
4180
4181 016225 125 044516 020124 MUNIT0: .ASCIZ "UNIT 0 "
4182 016232 020060 000 020124 MUNIT1: .ASCIZ "UNIT 1 "
4183
4184 016235 125 044516 020124 MUNIT1: .ASCIZ "UNIT 1 "
4185 016242 020061 000
4186
4187 016245 117 046116 020131 MONLY: .ASCIZ "ONLY "
4188 016252 000040
4189
4190 016254 054122 051503 036440 MRXCS: .ASCIZ "RXCS = "
4191 016262 000040
4192
4193 016264 052123 052101 051525 MASTAT: .ASCIZ "STATUS A = "
4194 016272 040440 036440 000040
4195
4196 016300 052123 052101 051525 MBSTAT: .ASCIZ "STATUS B = "
4197 016306 041040 036440 000040
4198
4199 016314 005015 000012 DBLLF: .ASCIZ <15><12><12>
4200
4201 016320 047516 044440 052116 MINTER: .ASCIZ "NO INTERRUPT AT DONE ERROR"
4202 016326 051105 052522 052120
4203 016334 040440 020124 047504
4204 016342 042516 042440 051122
4205 016350 051117 000
4206
4207 016353 125 045516 047516 MUKNINT: .ASCIZ "UNKNOWN INTERRUPT"
4208 016360 047127 044440 052116
4209 016366 051105 052522 052120
4210 016374 000
4211
4212 016375 124 052117 046101 MERCT: .ASCIZ "TOTAL READ CHECK ERRORS = "
4213 016402 051040 040505 020104
4214 016410 044103 041505 020113
4215 016416 051105 047522 051522
4216 016424 036440 000040
4217
4218 016430 044506 046114 052502 MFIL: .ASCIZ "FILLBUFFER "
4219 016436 043106 051105 000040
4220
4221 016444 046505 052120 041131 MEMPTY: .ASCIZ "EMPTYBUFFER "
4222 016452 043125 042506 020122
4223 016460 000
4224
4225 016461 040 051124 041501 MLIMTRK: .ASCIZ " TRACKS 52,53,114,0 "
4226 016466 051513 032440 026062
4227 016474 031465 030454 032061
4228 016502 030054 020040 000
4229
4230 016507 117 036504 000 MOD: .ASCIZ "OD="
4231

CZRXBF0 RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22 MACY11 30A(1052) 29-MAY-79 08:23 1 10
MESSAGES PAGE 97

SEQ 0125

4232 016513 040 044440 036504 MID: .ASCIZ " ID=""
4233 016520 000 040 044440 036504 MID: .ASCIZ " ID=""
4234
4235 016521 040 043040 051111 MFIRST: .ASCIZ " FIRST=""
4236 016526 052123 000075
4237
4238 016532 020040 040514 052123 MLAST: .ASCIZ " LAST=""
4239 016540 000075
4240
4241 016542 051103 020103 051105 MBADCRC: .ASCIZ "CRC ERROR NO DATA ERROR"
4242 016550 047522 020122 047516
4243 016556 042040 052101 020101
4244 016564 051105 047522 000122
4245
4246 016572 042522 042101 000040 MREAD: .ASCIZ "READ "
4247
4248 016600 040504 040524 041440 MCRC: .ASCIZ "DATA CRC ERROR"
4249 016606 041522 042440 051122
4250 016614 051117 000
4251
4252 016617 123 042505 020113 MSEEK: .ASCIZ "SEEK ERROR"
4253 016624 051105 047522 000122
4254
4255 016632 051127 052111 020105 MWRITE: .ASCIZ "WRITE "
4256 016640 000
4257
4258 016641 120 051101 052111 MPAR: .ASCIZ "PARITY ERROR"
4259 016646 020131 051105 047522
4260 016654 000122
4261
4262 016656 051105 047522 020122 MNFLAG: .ASCIZ "ERROR FLAG ERROR"
4263 016664 046106 043501 042440
4264 016672 051122 051117 000
4265
4266 016677 102 042101 000 MBAD: .ASCIZ "BAD"
4267
4268 016703 040 000 SPACE: .ASCIZ <40>
4269
4270 016705 107 047517 000104 MGOOD: .ASCIZ "GOOD"
4271
4272 016712 020040 044103 041505 MSUM: .ASCIZ " CHECK SUM "
4273 016720 020113 052523 020115
4274 016726 000
4275
4276 016727 015 051012 030530 MRX11: .ASCIZ <15><12>"RX11 / RXV11"
4277 016734 020061 020057 054122
4278 016742 030526 000061
4279
4280 016746 005015 041412 051132 MREV: .ASCIZ <15><12><12> "CZRXBF0 RX11 INTERFACE TEST" <15><12>
4281 016754 041130 030106 051040
4282 016762 030530 020061 047111
4283 016770 042524 043122 041501
4284 016776 020105 042524 052123
4285 017004 005015 000
4286
4287 017007 015 052412 042516 LOC4M: .ASCIZ <15><12>"UNEXPECTED TRAP TO LOC. 4 OCCURRED"

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) J 10
MESSAGES 29-MAY-79 08:23 PAGE 98

SEQ 0126

4288 017014 050130 041505 042524
4289 017022 020104 051124 050101
4290 017030 052040 020117 047514
4291 017036 027103 032040 047440
4292 017044 041503 051125 042522
4293 017052 000104
4294
4295 017054 005015 047125 054105 LOC10M: .ASCIIZ <15><12>"UNEXPECTED TRAP TO LOC. 10 OCCURRED"
4296 017062 042520 052103 042105
4297 017070 052040 040522 020120
4298 017076 047524 046040 041517
4299 017104 020056 030061 047440
4300 017112 041503 051125 042522
4301 017120 000104
4302
4303 017122 050075 000103 PCM: .ASCIIZ "=PC"
4304
4305 017126 005015 051124 041501 OD2BIG: .ASCII <15><12>"TRACK LIMITS SELECTED OUT OF RANGE"
4306 017134 020113 044514 044515
4307 017142 051524 051440 046105
4308 017150 041505 042524 020104
4309 017156 052517 020124 043117
4310 017164 051040 047101 042507
4311 017172 005015 042504 040506 .ASCIIZ <15><12>"DEFAULTING TO "
4312 017200 046125 044524 043516
4313 017206 052040 020117 000
4314
4315 017213 015 051412 041505 S2BIG: .ASCII <15><12>"SECTOR LIMITS SELECTED OUT OF RANGE"
4316 017220 047524 020122 044514
4317 017226 044515 051524 051440
4318 017234 046105 041505 042524
4319 017242 020104 052517 020124
4320 017250 043117 051040 047101
4321 017256 042507
4322 017260 005015 042504 040506 .ASCIIZ <15><12>"DEFAULTING TO "
4323 017266 046125 044524 043516
4324 017274 052040 020117 000
4325
4326 017301 015 041412 052501 DOLLOAD: .ASCII <15><12>"CAUTION - IF YOU DESIRE TO TEST UNIT 0"
4327 017306 044524 047117 026440
4328 017314 044440 020106 047531
4329 017322 020125 042504 044523
4330 017330 042522 052040 020117
4331 017336 042524 052123 052440
4332 017344 044516 020124 060 .ASCII <15><12>"REPLACE LOAD MEDIUM WITH A SCRATCH DISKETTE"
4333 017351 015 051012 050105
4334 017356 040514 042503 046040
4335 017364 040517 020104 042515
4336 017372 044504 046525 053440
4337 017400 052111 020110 020101
4338 017406 041523 040522 041524
4339 017414 020110 044504 045523
4340 017422 052105 042524
4341 017426 005015 044124 047105 .ASCIIZ <15><12>"THEN PRESS CONTINUE"<15><12>
4342 017434 050040 042522 051523
4343 017442 041440 047117 044524

CZRXBFO RX11 INTERFACE TEST MACY11 30A(1052) 29-MAY-79 08:23 K 10
CZRXBFI.P11 08-MAY-79 14:22 MESSAGES PAGE 99

SEQ 0127

4344 017450 052516 006505 000012

4345

4346

4347

4348

4349

4350

4351

4352

4353 017456 000200

4354

4355 000001

.EVEN

;THE FOLLOWING LOCATIONS ARE USED FOR DATA STORAGE,RETRY COUNTERS
;ACCESS COUNTERS ETC.

BUFADR: .BLKB 200

.END

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

L 10
MACY11 30A(1052) 29-MAY-79 08:23 PAGE 101
CROSS REFERENCE TABLE -- USER SYMBOLS

SEQ 0128

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 102
M 10
CROSS REFERENCE TABLE -- USER SYMBOLS

10

SEQ 0129

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 103
N 10
CROSS REFERENCE TABLE -- USER SYMBOLS

N 10

SEQ 0130

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 104 B 11
CROSS REFERENCE TABLE -- USER SYMBOLS

B 11

SEQ 0131

CZRXBF0 RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 105
C 11
CROSS REFERENCE TABLE -- USER SYMBOLS

6.11

SEQ 0132

CZRXBF0 RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 E 11 PAGE 107
CROSS REFERENCE TABLE -- USER SYMBOLS

E 1

GE 107

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

F 11
MACY11 30A(1052) 29-MAY-79 08:23 PAGE 108
CROSS REFERENCE TABLE -- USER SYMBOLS

SEQ 0135

WTRDCK	007114	2453	2736#			
XERROR	006260	221	2518#			
XFRBYT	007236	2761#				
XHOME	010032	2871	2883#			
XID	013162	3469*	3470*	3473	3496#	3525
XOD	013160	3471*	3472*	3474	3495#	
XPATGE	012404	3318#	3336			
XREAD	010046	2890#	2913	3131		
XSA202	001612	444	457	462	464	468
XSCOPE	006524	217	2587#			
XSDN	006764	2638	2694#			
XSUBSC	006544	2602#	3964			
XWRITE	007166	2750#	2767	2805		
XWTRDC	007120	2737#	2746			
XXPATG	012454	3345#	3347	3356		
SAUTOB	015072	428*	3798	3919#		
SCHARC	013750	3613*	3623*	3630	3639*	3644#
SCKSWR	014316	3790#	3959			
SCNTLG	015043	3801	3914#			
SCNTLU	015036	3818	3913#			
SCRLF	013765	3612	3654#	3829	3913	
SDB2D	015376	4023	4041#			
SDECVL	015556	4043	4089#			
SFILLC	013762	3616	3651#			
SFILLS	013761	3650#				
SGTSWR	014366	3802#	3957			
\$HD =	000003	18	19			
SILLUP	015324	3969	3985	4004#		
SINTAG	015073	3830	3920#			
SLF	013766	3655#	3904	3913		
SMAIL =	***** U	424	3600			
SMNEW	015061	3805	3917#			
SMSWR	015050	3802	3915#			
SNULL	013760	3618	3649#			
SOCNT	014212	3688*	3717*	3730#		
SOMODE	014214	3683*	3687*	3692	3695*	3706*
SPOWER	015332	3210	4000	4007#	3732#	
SPWRAD	015320	4002#				
SPWRDN	015160	219	3969#	3997		
SPWRMG	015314	4000#				
SPWRUP	015232	3979	3985#			
SQUES	013764	3653#	3848	3897	3913	
SRDCHR	014600	3861#	3960			
SRDDEC =	***** U	3962				
SRDLIN	014720	3889#	3961			
SRDOCT =	***** U	3962				
SRDSZ =	000010	3882#				
SRESRE	014254	3766#	3963			
SR2A =	***** U	3964				
SSAVRE	014216	3750#	3962			
SSAVR6	015330	3978*	3986	3987*	3988*	4006#
SSB2D	015342	4021#	4117			
SSETUP =	000114	241#	421	3785	3919	
SSTUP =	177777	241#				
SSWR =	160000	18	19#	4003		
STKB	014314	3782#	3794	3811	3865	3871

CZRXBFO RX11 INTERFACE TEST
CZRXBF.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 109
CROSS REFERENCE TABLE -- USER SYMBOLS

G 11

— 1 —

10

1

1

1

1

— 1 —

10

• 10000000000

— 1 —

1

• 40 •

1

1000-1000

— 10 —

\$TKS	014312	3781#	3792	3808	3832*	3863	3869							
\$TN	= 000001	18#												
\$TNPWR	015506	4048	4049	4069#										
\$TPB	013756	3636*	3648#											
\$TPFLG	013763	3594	3652#											
\$TPS	013754	3634	3647#											
\$TRAP	015074	223	3929#											
\$TRAP2	015116	3940#	3951											
\$TRP	= 000014	3944#	3953#	3954#	3955#	3956#	3957	3958#	3959	3960#	3961#	3962#	3963#	3964#
\$TRPAD	015130	3934	3951#											
\$TTYIN	015026	3890	3891	3908	3912#									
\$TYPBN=	***** U	3956												
\$TYPDS=	***** U	3956												
\$TYPE	013534	3594#	3944	3952										
\$TYPEC	013704	3615	3622	3629	3634#	3635	3834							
\$TYPEX	013752	3640	3642	3645#										
\$TYPOC	014014	3686#	3953											
\$TYPON	014030	3685	3688#	3955										
\$TYPOS	013770	3681#	3954											
\$OFILL	014213	3682*	3686*	3696	3731#									
	= 017656	207#	209	210#	216#	227#	230#	234#	237#	242#	298#	888#	1804	2692#
		3647	3648	3649	3650	3651	3652	3653	3654	3655	3656	3781	3782	3912#
		3913	3919	3920	3921	3981	4005	4089#	4353#					

CZRXBFO RX11 INTERFACE TEST
CZRXBFI.P11 08-MAY-79 14:22

MACY11 30A(1052) 29-MAY-79 08:23 PAGE 112
I 11
CROSS REFERENCE TABLE -- MACRO NAMES

SEQ 0138

.\$DIV	1#
.\$EOP	1#
.\$ERRO	1#
.\$ERRT	1#
.\$MULT	1#
.\$POWE	1# 5# 3965
.\$RAND	1#
.\$RDDE	1#
.\$RDOC	1#
.\$READ	1# 5# 3778
.\$R2AZ	1#
.\$SAVE	1# 5# 3733
.\$SB2D	1# 5# 4010
.\$SB20	1#
.\$SCOP	1#
.\$SIZE	1#
.\$SUPR	1#
.\$STRAP	1# 5# 3921
.\$TYPB	1#
.\$TYPD	1#
.\$TYPE	1# 5# 357?
.\$TYPO	1# 5# 3656
.\$40CA	1#
.1170	1#

. ABS. 017656 000

ERRORS DETECTED: 0

DSKZ:CZRXBFI.DSKZ:CZRXBFI.SEQ/CRF/SOL=[400,1066]SYSMAC.SML,[400,2465]CZRXBFI.P11
RUN-TIME: 36 49 3 SECONDS
RUN-TIME RATIO: 363/90=4.0
CORE USED: 33K (65 PAGES)