

VAX11/750

Self Maintenance Diagnostic Guide

digital

ALAN COLE

ALAN ROSE

VAX11/750

Self Maintenance Diagnostic Guide

1st Edition, February 1981

Copyright © 1981
by Digital Equipment Corporation.
All Rights Reserved.

The reproduction of this material, in part or whole, is strictly prohibited. For copy information, contact the Educational Services Department, Digital Equipment Corporation, Maynard, Massachusetts 01754.

The information in this document is subject to change without notice. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this manual.

Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts.

D&C	DECnet	OMNIBUS
DECUS	DECsystem-10	OS/8
DIGITAL	DECSYSTEM-20	PDF
Digital Logo	DECwriter	RSTS
PDF	DIRCH.	RSS
UNIBUS	FileSystem	VMS
VAX	IAS	VT
	MASSBUS	

CONTENTS

How To use This Guide.....	1
VAX 11/750 System Operating States.....	1
VAX-11/750 Keyswitch Positions.....	3
VAX 11/750 Panel Light Indicators.....	3
DM Command Set.....	3
DM Error Message Codes.....	6
MICMON Commands.....	8
MICMON Flags.....	9
VAX Console Commands.....	11
Command Modifiers for Examine and Deposit Commands.....	11
Data Type.....	11
Address Space.....	12
Command Switches for Boot Command.....	12
Boot Control Flags.....	12
Examples of VAX Console Commands.....	13
Console Command Error Codes.....	13
Example of Console Command Error.....	14
Console Halt Error Codes.....	14
Console Halt Error Format.....	15
Power-Up Terminal Display Formats.....	15
Microverify Codes.....	16
VMB Primary Boot Failure Codes.....	18
System Control Block.....	19
Spatial Vector Bit Functions.....	22
Vector Microaddresses.....	22
Stack Contents on Selected VAX Exceptions.....	24
Machine Check.....	24
Summary Parameter Codes.....	24
Arithmetic Trap.....	25
Error Codes.....	25
Compatibility Mode.....	25
Error Codes.....	25
Translation Not Valid or Access Violation.....	25
Error Codes.....	26
VAX 11/750 Internal Processor Registers.....	26

FIGURES

1 VAX 11/750 Front Panel.....	1
2 DM Operating State Transitions.....	6
3 Memory Status and Control Maps.....	27

HOW TO USE THIS GUIDE

This guide contains information needed for diagnosing VAX-11/750 hardware problems. It does not tell how to solve these problems, but does save looking through larger books for key items you usually want to know.

First, scan the Table of Contents to find what stages are covered. Second, take this guide with you when diagnosing the VAX-11/750. Unless you memorize the contents, this guide is the easiest way to verify information needed to fix a computer problem.

NOTE

The term DM in this guide refers to the diagnostic module option on the VAX-11/750. The designation for this option is KC750-YA. Ignore the parts of this guide that refer to the DM if your system is not equipped with the KC750-YA option.

VAX-11/750 SYSTEM OPERATING STATES

State	Description
Program I/O	This is normal operating state of VAX-11/750. CPU is running under stored program control.
VAX console	CPU is under control of its own console microcode. CPU console commands are supported in this state. Console prompt ())) is displayed by terminal.
DM console control mode	This is the same as program I/O state if CPU is running except CTRL/D changes system to DM console state. command mode; running program supplies terminal prompt. If CPU is halted, it is the same as VAX console state where VAX console prompt ())) is displayed.
DM console command mode	System recognizes DM commands only. DM) prompt is displayed.
Micro-diagnostic	DM is under control of micro diagnostic monitor (MICMON). MIC) prompt is displayed.

VAX-11/750 KEYSWITCH POSITIONS

Position	Description
LOCAL SECURE	System only responds to local terminal. Program I/O state is enforced.
LOCAL	System only responds to local terminal. System responds to CPU I/O and CPU I/P to change state.
REMOTE SECURE	Same as LOCAL SECURE.
REMOTE	Same as LOCAL.

VAX-11/750 PANEL LIGHT INDICATORS

Indicator	Description
POWER	Console is supplied with proper voltage. (VAX-11/750 processor can lose partial power and still light this LED and allow diagnostic tests.)
REMOTE D	Not used.
REMOTE	Not used.
RD FAIL	DM logic has failed. Each RD should light for a minimum of 10 seconds during console power-up as part of logic self-test.
Run	Program is running in CPU.
RD TEST	Not used.
ERROR	When blinking, this indicates control store parity error. When on, it indicates double control store parity error and CPU clock has stopped.
RD CARRIER	Not used.

DM COMMAND SET

Command	Syntax	Function
Clear	CL	Clear stop on microswitch
Deposit	D [/ modify] [address] (data)	Deposit to VAX memory location.

DM COMMAND SET (Cont)

Command	Syntax	Function
Examine	E [/no offset] [address]	Examine VAX memory location
Examine-Console	E/C [address]	Examine DM status registers
Initialize	INI	Initialize
Link	LIN	Enter Link control file
Load	LO ([Device name:] address)	Load TUBS file to VAX memory
Load address	LA (address)	Load CS address bus
Load address/C	LA/C (address)	Load CS address bus until next M clock only
Parity	PAR (address)	Read out of state parity check
Perform	PER	Perform file control files
Repeat Last Command	RFP	Repeat console command
Repeat Next Command	R (command)	Repeat following command
Return	RET	Return to program I/O state
Return/D	RET/D	Return to DM control mode

DM COMMAND SET (Cont)

Command	Syntax	Function
Set	SP [address]	Set stop-or-micromatch
Show	SI	Show CPU state
Show-Version	SI/V	Show current version of DM firmware
Step	STB	Step through single micro-instruction
Step-Tick	STB/T	Step through single clock tick
Stop	STO	Stop clock
Test	TE	Load and run micro-diagnostics
Test-Com	TE/C	Load micro-monitor and await command
Test-File	TE (File name.cvt)	Load and run user DM program
Trace	TR	Display trace of CS address




Fig. 11-7 DM Operating State Transitions

DM ERROR MESSAGE CODES

Code	Definition
TAP:14	Tape read length ERROR, not all records fit
TAP:15	Tape flag received, not command or data
TAP:12	Tape directory error
DM:1.	Invalid operation code in macro
DM:10	Operation already in progress
TRM:0D	Terminal - length of input longer than buffer
TRM:0B	Terminal - command input buffer overloaded
TAP:09	Tape - file not found
TAP:08	Tape - invalid packet received
TAP:07	Tape - no end packet, invalid operation code received
TAP:06	Tape - tape count byte received exceeds maximum
TAP:05	Tape - tape checksum error received

DM ERROR MESSAGE CODES (Cont)

Code	Definition
NOTE UARTs are DM resident.	
TAP:04	Tap: UART - received overflow
TAP:03	Tap: UART - data set ready dropped
TAP:02	Tap: UART - error received from UART
TAP:01	Tap: UART - device timed out
CPU:04	CPU: UART - received overflow
CPU:03	CPU: UART - data set ready dropped
CPU:02	CPU: UART - error received from UART
CPU:01	CPU: UART - device timed out
TRM:04	Terminal: UART - received overflow
TRM:03	Terminal: UART - data set ready dropped
TRM:02	Terminal: UART - error received from UART
TRM:01	Terminal: UART - device timed out
TAP:FF	Tap - diagnostic failure
TAP:FE	Tap - partial operation (end of medium)
TAP:F9	Tap - bad unit number
TAP:F7	Tap - no cartridge
TAP:F5	Tap - write protect
TAP:EF	Tap - data check error
TAP:E0	Tap - seek error (block not found)
TAP:DF	Tap - error stopped
TAP:D0	Tap - bad operation code
TAP:C9	Tap - bad record number
SYNTAX ERROR	Error in entering console command

DM ERROR MESSAGE CODES (Cont)

Code	Definition
INVA ID COMMAND	DM does not recognize figure and
CMTnn	From the VAX-11/750 Memory Check (page 10), see error code) Results from EXAMINE if any addressed has error
CMT00	Nonexistent memory
CMT01	Corrected read data
CMT02	Read data substitute
ROM	ROM failed DM power-up selftest
RAM	RAM failed DM power-up selftest

MICROM COMMANDS (DM equipped systems only)

The following commands are listed in alphabetical order. Enter only the capitalized characters. Arguments in angle brackets are mandatory. Arguments in square brackets are optional. Do not type the brackets. When arguments are shown separated by a slash line, you must type one of the arguments, but not both.

Clear CR (dec-address) (bit-number)

Clears specified (bit-number) a control bit of (dec-address).

Clear Flag (flag-name-list)

Clears (disables) specified program control flag.

Clear SOnum (cs-address)

Clears stop-on mismatch function. It treats a scope sync pulse at a specified DCS address add 100 to the desired DCS address. If cs-address is specified, a scope sync pulse is generated to bus address slot 6 pin C81 when the current address matches cs-address. Pulse occurs with M clock at beginning of the specified DCS-address.

Continue

Continues execution of program, following error detection or CTRL/C.

Diagnose QV

Diagnose Pass: (pass-count)

Diagnose Test: (test-number) (test-number/Continue)

Diagnose command initializes program control flags and starts execution of a test program.

Loop

Puts program into error loop after it detects and reports an error.

Return

Returns VAX-11/750 from MTCMON to DVM command mode.

SET CTR: (dec-address) (bit-number)

Sets specified (bit-number) in control file of specified (dec-address).

SET FLAG (flag-name-list)

This command sets (enables) any program control flag.

SET SCount: (dec-address)

Stops execution of code in DCS at a specified DCS address.

SET Step CYcle

Stops through DCS microinstructions one CPU machine cycle (M clock) at a time.

SET STOP INstruction: (test-pc)

Stops through pseudo instructions in current test. If test-pc specified, stop function will not start until instruction at test-pc is ready to be executed. If test-pc not specified, stepping begins at next pseudo instruction of current test following a Loop or Continue command.

SET STEP Tick

Stops through DCS microinstructions one D clock at a time.

Show Flags

Displays current states of program control flags.

Show VBus

Displays current signal states on visibility bus.

MTCMON FLAGS

Flag	Description
HALT	halt - Call the monitor when an error is detected and the error message has been typed.
LOOP	Loop on error - Only useful for program-detected error. It is set by LOOP command. It can also be set manually by typing SET LOOP. When it is set and program detects an error, test loops on minimum amount of code necessary to recreate error. However, when set manually, you must clear the HALT flag and set the NEH flag if program is to loop on error continuously without error reports.

MICROCON FLAGS (Cont)

Flag	Description
LOOP (Cont)	The loop executed may include pseudo instructions and DCS microinstructions, ranging from the TRRLOOP instruction to the IFFERROR instruction in the falling part. Or the loop may include DCS microinstructions only. If the IH flag is set, or if a microinstruction trap occurs, the program will not loop on the microinstructions in DCS. Error messages are not inhibited while the loop is executing unless the NER flag is set. Type CTRL/C to escape from the loop and return to monitor.
NER	No error report - If this flag is set, program does not report errors.
HELF	Help on error - If this flag is set, program rings terminal bell on first occurrence of an error and on every fifth occurrence.
SA	Signature analysis - If this flag is set, program loops on test in progress, between BEGINSA and ENDSA pseudo instructions. Loop occurs whether test detects errors or not. Set SA flag when signature analyzer is used to help diagnose faults. This flag provides two sync points on backplane: a start/stop window (ale 6, pin C75) and a clock pulse (ale 6, pin C73). With test looping and signature analyzer connected to sync points, signature analyzer analyzes any test point that has to be sampled. Signature analyzer displays a value (signature). Its good pattern is a code. Compare this value with corresponding value from a known good module to test it further.
QA	Quality assurance - When this flag and the LOOP flag are set, the program will not try to loop on DCS microcode only. Instead, it will loop between the TRRLOOP and IFFERROR pseudo instructions.
IH	Inhibit bus flag - When this flag and the LOOP flag are set, the program will not attempt to loop only on DCS microcode. Rather, it will loop between TRRLOOP and IFFERROR pseudo instructions.
TR	Trace flag - When this flag is set, monitor prints test names as well as numbers.

VAX CONSOLE COMMANDS

Command	Function
CTRL/P	Enter VAX console state
CTRL/D	Enter DM console state
E [/modifier] [address]	Examine
D [/modifier] [address] (dst)	Deposit
I	Initialize processor and LINDUS
T	Test VAX by running microcrily
S	Start program in CPU
C	Continue minis code exec. from address in PC.
N	Single step CPU through microinstruction (after PC is loaded)
D	Drop CPU from device selected by front panel device switch
X	APT load and dump

COMMAND MODIFIERS FOR EXAMINE AND DEPOSIT COMMANDS

DATA TYPE

Modifier	Data Type
/B	Byte
/W	Word
/L	Longword

COMMAND MODIFIERS FOR EXAMINE
AND REPORT COMMANDS (Cont)

ADDRESS SPACE

Modifier	Address Space
/G	GPR
/I	IPR
/P	Physical memory
/V	Virtual memory
(space)P	PSI

NOTE

When you type CTRL/P while system is already in VAX console state, system responds with ??? prompt.

COMMAND SWITCHES FOR BOOT COMMAND

Switch	Function
/A	Boot device selected by front panel switch; microverify inhibited.
/nnn	Boot device selected by front panel switch; 4-digit argument becomes boot control flags for VMB.EXE in R3.
(space)(device)	Boot device specified by operator

BOOT CONTROL FLAGS

Flag	Function
0	Conversational boot - Causes the system to ask for various kinds of information during the boot procedure.
1	Debug - Causes the Executive Debugger to be included in the VMS running system.
2	Initial breakpoint - If this flag and the flag bit 1 flag are set, causes a breakpoint to occur right after the Executive enables mapping.
4	Diagnostic boot - Causes a boot by filename for the Diagnostic Supervisor.
5	Hotstart breakpoint - Causes the hotstart to stop at breakpoints in VMB and SYSboot.

BOOT CONTROL FLAGS (Cont)

Flag	Function
6	Image header - Causes the transfer address from the image header of the boot file to be used. Otherwise, control goes to the first byte of the boot file.
7	Memory test (inhibit) - Causes the bootstrap to ask for the name of the boot file.
8	File name - Causes the bootstrap to ask for the name of the boot file.
9	Halt before instruction - Causes a system halt prior to transfer of control to the secondary boot file.

EXAMPLES OF VAX CONSOLE COMMANDS

Example	Explanation
:::	Console prompt
:::D/G/L F 1000(CR)	Put 1000H in PC
:::D/P 1000 005251D)(CR)	Put code in address 1000H
:::C/I 25(CR)	Examine cache disable register
:::I(CR)	Initialize CPU
:::B/I/O/X 13MAB(CR)	BOOT diagnostic supervisor without microcode from DMLA0

CONSOLE COMMAND ERROR CODES

Code	Description
20	Deposit or examine of memory failed. (This could mean one of following has occurred: access violation; translation not valid; bus error; TB parity error; control store parity error)
11	Illegal access of an TPR
30	API loading checksum error
53	Attempt to boot from unknown device type (DM, DL, DL, DR)
54	Boot device controller out A, H, C, or D.

EXAMPLE OF CONSOLE COMMAND ERROR

Example	Description
:::E:P:CR)	Error at PSL.
:::E:CR)	Illegal attempt to examine next address
:::	Illegal access of IPB
:::	System ready for new command

CONSOLE HALT ERROR CODES

Code	Description
07	Executed TEST console
08	CR1 / P halt in single macro instruction mode
04	Interrupt stack overflow
05	Microverify test failure
06	Halt instruction executed
07	Vector bits (1:0) = 3, halt at vector
08	Vector bits (1:0) = 2, WCS disabled or not present
0A	Change mode instruction executed on interrupt stack
0B	Change mode instruction executed and vector (1:0) not 0
11	Power up and can't find RPB, FPSI at RESTART/HALE
12	Power up and warm start flag (also FPSI) at RESTART/HALE
13	Power up and can't find good 64K of memory
14	Power up and booting, but bad or no Boot ROM
15	Power up and cold start flag set during boot subroutine
16	Power up halt, FPSI at HALT position

CONSOLE HALT ERROR FORMAT

When the system enters the console state on a halt, it prints out the PC and a 7-digit hexadecimal error code.

Format	Description
00000000 06)))	Indicates halt instruction executed at address 00000.

POWER-UP TERMINAL DISPLAY FORMATS

Display	Description
% S 00000000 16)))	Power-up with power-on action switch set to HALT. System passes power-on self-tests.
% F 00000000 FF)))	Power up with power on action switch set to HALT. F indicates failure of V1 temp scratch pad test. Three digit hexadecimal number is current PC + 2 and points to failing test. (See microverify codes.) FF indicates microverify failure.
% R R nnnnnnnn 13)))	Power-up with power-on action switch in RESTART/BOOT or /BOOT. Indicates a good 64 K byte (n of n) memory was not found and system returns to a console mode. Eight-digit code is PC + 2 and loop count.
% S S nnnnnnnn 14)))	Power up with power-on action switch in RESTART/BOOT or /BOOT. Indicates a failed or missing boot ROM. Eight-digit code is PC + 2 and loop count.
nnnnnnnn 06)))	Occurs on execution of a Halt instruction after typing a console halt command. Indicates a failure of the read of logical block 0 of the selected boot device. Eight-digit code is PC + 2 and should equal base address of first good 64 K of memory plus EX16 for TU58 or EX20 for EXB6. This failure occurs in the BOOT ROM caution.

MICROVERITY CODES

Code	PC+2	Test Name/Errat Message
'G'	000 001	RHLA WBUS TEST BAD BIT IN DREG OR SUPRDI BAD BIT IN RBUS OR WBUS
'C'	041 043	MBUS TEST BAD BIT IN QREG BAD BIT IN MBUS
'P'	051 052 054 057 058 05D 05D 05E	SCRATCH PAD BIT TEST ERROR CLEARING RTEMP ERROR FILLING RTEMP WITH ONES ERROR CLEARING GPR ERROR FILLING GPR WITH ONES ERROR CLEARING IPR ERROR FILLING IPR WITH ONES ERROR CLEARING MTEMP ERROR FILLING MTEMP WITH ONES
'T'	061 063 064 065 066	MTEMP EXPLICIT ADDRESS TEST ERROR ADDRESSING MTEMP1 ERROR ADDRESSING MTEMP1 ERROR ADDRESSING MTEMP2 ERROR ADDRESSING MTEMP4 ERROR ADDRESSING MTEMP8
'I'	091 092 094 097 098	RTEMP EXPLICIT ADDRESS TEST ERROR ADDRESSING RTEMP0 ERROR ADDRESSING RTEMP1 ERROR ADDRESSING RTEMP2 ERROR ADDRESSING RTEMP4 ERROR ADDRESSING RTEMP8
'J'	0A1 0A7 0A4 0A7 0A8	IPR EXPLICIT ADDRESS TEST ERROR ADDRESSING IPR0 ERROR ADDRESSING IPR1 ERROR ADDRESSING IPR2 ERROR ADDRESSING IPR4 ERROR ADDRESSING IPR8
'L'	0C1 0C2 0C4 0C7 0C8 0CE	GPR EXPLICIT ADDRESS TEST ERROR ADDRESSING R1 ERROR ADDRESSING R1 ERROR ADDRESSING R2 ERROR ADDRESSING R4 ERROR ADDRESSING R8 ERROR ADDRESSING DUAL PORT

MICROVERIFY CODES (Cont)

Code	PC + 2	Test Name/Error Message
'O'		XB/TR/OSR BIT TEST
	0F1	ERROR IN XB(1:0)
	0F2	ERROR IN XB(2:12)
	0F4	ERROR IN IB
	0F7	ERROR IN OSR
'Q'		SOURCE XB PC INCREMENT TEST
	111	ERROR SOURCING ONE BYTE FROM XB
	112	ERROR SOURCING 2 BYTES FROM XB OR INCREMENTING PC BY 1
	114	ERROR SOURCING AN UNALIGNED LONGWORD OR INC PC BY 2
	117	ERROR INCREMENTING PC BY 4
'R'		RNUM/DSIZE TEST
	121	ERROR READING DSIZE ROM OPERAND 1
	122	ERROR LOADING/READING RNUM
	124	ERROR READING DSIZE ROM OPERAND 2
	127	ERROR LOADING/READING RNUM
	128	ERROR READING DSIZE ROM OPERAND 3
	12B	ERROR LOADING/READING RNUM
	12D	ERROR READING DSIZE ROM OPERAND 4
	12E	ERROR LOADING/READING RNUM
'T'		RNUM/DSIZE TEST CONTINUED
	141	ERROR READING DSIZE ROM OPERAND 5
	142	ERROR LOADING/READING RNUM
	144	ERROR READING DSIZE ROM OPERAND 6
'X'		CACHE PARITY ERROR TEST
	181	FAILED TO GET CACHE PARITY ERROR
	182	BAD MACHINE CHECK ERROR SUMMARY REGISTER
	184	BAD CACHE ERROR REGISTER
'I'		IB PARITY ERROR TEST
	1B1	FAILED TO GET GROUP 0 IB PARITY ERROR

MICROVERIFY EXHIBS (Cont)

Code	PC-3	Test Name/Error Message
'7 (Cont)	1B2	BAD TB GROUP PARITY ERROR REGISTER
	1B4	BAD MACHINE CHECK ERROR SUMMARY REGISTER
	1B7	FAILED TO GET GROUP J TB PARITY ERROR
	1B8	BAD TB GROUP PARITY ERROR REGISTER
	1BB	BAD MACHINE CHECK ERROR SUMMARY REGISTER
'J		CONTROL STORE PARITY ERROR TEST
	1D1	FAIL TO GET CONTROL STORE PARITY ERROR
	1D2	ERROR IN CONTROL STORE PARITY ERROR
'k		CACHE TEST
	1B1	ERROR FILLING CACHE WITH ONES. LOCATION NOT INITIALLY = 0
	1b3	ERROR FILLING CACHE WITH ONES. UNABLE TO WRITE ONES

VMB PRIMARY BOOT FAILURE CODES

Code	Description
%BOOT-F-Unknown Processor	Indicates CPU is not a VAX 11/750 or VAX-11/780. Check STD register for proper jumpering of CPU type field on bus plane.
%BOOT-F-Unexpected exception	Indicates that one of the following exceptions has occurred: Access violation Breakpoint opcode Reserved ops and Tbit trap.
%BOOT-F-Unexpected Machine Check	Indicates some sort of machine check occurred. Check all address using console command and deposit commands. Priority a Unintr.

YMB PRIMARY BOOT FAILURE CODES (Cont)

Code	Description
%BOOT-P-Nonexistent Drive	Self explanatory. Check DEFBOOT.COM on 11/750 and make sure system disk is drive being booted.
%BOOT-P-Unable to locate BOOT file	YMB can't find [SYSTEM][SYSBOOT.EXT] or if boot # in B.S. is not, YMB can't find [SYS.MAINT][DIAGBOOT.EXE].
%BOOT-P-Bootfile not contiguous	Indicates that [SYSTEM][SYSBOOT.EXT] or [SYS.MAINT][DIAGBOOT.EXT] is not boot gurus on system disk. Reformat or rebuild!
%BOOT-P I/O error reading boot file	Indicates problem reading boot from disk by SPIO service.

SYSTEM CONTROL BLOCK

Vector	Description	Interrupt Priority Level	Interrupt (I) or Exception (E)
SCRB+0	No. used		
SCRB+4	Machine check	1F	E
SCRB+8	Kernel stack invalid	1F	E
SCRB+C	Power fail	1E	I
SCRB+10	Reserved opcode	1F	E
SCRB+14	Customer operand XFI	1E	E
SCRB+18	Reserved operand	1F	E
SCRB+1C	Reserved address mode	1F	E
SCDB+20	Access violation	1F	E
SCDB+24	Transaction invalid	1F	E

SYSTEM CONTROL BLOCK (Cont)

Vector	Description	Interrupt Priority Level	Interrupt (I) or Exception (E)
SCBB-28	Trace trap	1F	E
SCBB+2C	Breakpoint opcode	1F	E
SCBB+30	Compatibility mode	1F	E
SCBB 34	Arithmetic trap	1F	E
SCBB 40	CHMK	1F	E
SCBB 44	CHME	1F	E
SCBB 48	CHMS	1F	E
SCBB 4C	CHML	1F	E
SCDB-54	Corrupted read data	1A	I
SCDB+58	Write bus error	1D	I
SCBB+84	Software interrupt	1	I
SCBB-88	Software interrupt	2	I
SCBB-9C	Software interrupt	3	I
SCBB+98	Software interrupt	4	I
SCBB 94	Software interrupt	5	I
SCBB 98	Software interrupt	6	I
SCBB 9C	Software interrupt	7	I
SCBB A0	Software interrupt	8	I

SYSTEM CONTROL BLOCK (Cont)

Vector	Description	Interrupt Priority Level	Interrupt (I) or Exception (E)
SCBB+A8	Software interrupt	9	I
SCBB-48	Software interrupt	A	I
SCBB-AC	Software interrupt	B	I
SCBB+D0	Software interrupt	C	I
SCBB+D4	Software interrupt	D	I
SCBB+D8	Software interrupt	E	I
SCBB+BC	Software interrupt	F	I
SCBB+D3	Interval timer	12	I
SCBB-F0	TU58 receive	14-17	I
SCBB-F4	TU58 transmit	14-17	I
SCBB-F8	Console receive	14	I
SCBB+FC	Console transmit	14	I
SCBB+160	MASSBUS adapter 0	15	I
SCBB+164	MASSBUS adapter 1	15	I
SCBB+168	MASSBUS adapter 2	15	I
SCBB+200	UNIBUS	14-17	I

** Vector for device.*

*Vector
reference*

SPECIAL VECTOR BIT FUNCTIONS

If Vector Bits (10): Equal to:	Then:
0	Use kernel stack unless interrupt stack bit in processor status longword is 01. Use interrupt stack
2	Trap to WCS location 2007, if WCS is not present or disabled, trap to location 0001 in CS. Ranner: use plans jumper from slot S B44 to B48 if WCS is installed.
3	Half-Vector (PC points to interrupted instruction or faulted instruction)

VECTOR MICROADDRESSES

Address	Function	Initiation Method
0000	Power up	-
0001	Arithmetic trap	DO service
0002	FDA integer overflow trap	DO service
0004	Timer saturation	DO service
0005	T-RIP trap	DO service
0006	Console CTRL/P trap	DO service
0008	Central store parity error	Microtrap
0021	Read unaligned data	Microtrap
0022	MSRC XB Miss	Microtrap
0023	MSRC XB ACV*	Microtrap
0024	Write unlock misaligned data	Microtrap
0025	Write unaligned data	Microtrap
0026	Write unlock crossing page boundary	Microtrap

VECTOR MICROADDRESSES (Contd)

Address	Function	Initiation Method
0027	Writes crossing page boundary	Microtrap
0028	Machine check exceptions (See note.)	Microtrap
0029	Bus XH Miss	Microtrap
002A	Read TB Miss	Microtrap
002B	Write TB Miss	Microtrap
002C	TPA reserved operand	Microtrap
002D	Bus XD ACV	Microtrap
002E	Read ACV	Microtrap
002F	Write ACV	Microtrap
0038	Software interrupt	DK3 service, execution flows
0039	Console interrupt	DK3 service, execution flows
003A	Unit2 interrupt	DK3 service, execution flows
003D	Interval timer interrupt	DK3 service, execution flows
003C	Corrected memory interrupt	DK3 service, execution flows
003E	Write bus error interrupt	DK3 service, execution flows

VECTOR MICROADDRESSES (Cont)

Address	Function	Initiation Method
000F	Power fail	DO service, execution flows
MEFF	MSRC XE TB error MSRC XE Bus error Bus error Unaligned I/O INBUS data TB error Bus XE TB error Bus XE Bus error	

STACK CONTENTS ON SELECTED VAX EXCEPTIONS

Machine Check

Location	Contents
(SP)	Length of exception
(SP) - 4	Summary parameter code
(SP) - 8	Virtual address
(SP) - 12	Program counter
(SP) - 16	Memory data register
(SP) - 20	Store mode register
(SP) - 18	Read lock time out
(SP) - 1C	Transaction buffer group register
(SP) - 20	Cache error register
(SP) - 24	Bus error register
(SP) - 28	Memory control error register
(SP) - 2C	Program counter
(SP) - 30	Processor status longword

Machine Check

Summary Parameter Codes

Code	Description
1	CS parity error
2	Memory error
3	Cache parity error
4	Write bus error
5	Corrected data
7	Bad IRD

Arithmetic Trap

Location	Contents
(SP)	Error code
(SP)+4	Program counter
(SP)+8	Program status longword

Arithmetic Trap**Error Codes**

Code	Description
0	Undefined
1	Integer overflow
3	Integer divide by zero
4	Floating overflow
4	Floating/decimal divide by zero
5	Floating overflow
6	Decimal overflow
7	Subscript out of range

Compatibility Mode

Location	Contents
(SP)	Error code
(SP)+4	Program counter
(SP)+8	Program status longword

Compatibility Mode**Error Codes**

Code	Description
0	PDP-11 reserved operand
1	Breakpoint opcode executed
2	I/O trap
3	Emulator trap
4	Trap
5	Reserved instruction (HALT)
6	Odd address referenced

Translation Not Valid or Access Violation

Location	Contents
(SP)	Error code
(SP)+4	Virtual address referenced
(SP)+8	Program counter
(SP)+12	Program status longword

Translation Not Valid or Access Violation
Error Codes


Code	Description
0	Read access violation or KB access violation or PTE fetched not valid for read
1	Accessing system 1 space (S1) or length violation
2	No access to process page table (from SPTC)
3	Process PTE VA not in system virtual space
4-7	Same as 0-3 but for write access rather than read access

VAX-11/750 INTERNAL PROCESSOR REGISTERS (IPRS)

Address	Mnemonic	Read Only or Write Only	Name
00	KSP		Kernel stack pointer
01	EKP		Executive stack pointer
02	SSP		Supervisor stack pointer
03	USP		User stack pointer
04	ISP		Interrupt stack pointer
05	Reserved		
06	Reserved		
07	Reserved		
08	POBR		P0 base register
09	POLR		P0 length register
0A	P1BR		P1 base register
0B	P1LR		P1 length register
0C	SBR		System base register
0D	SLR		System length register

CM0000 00 0000 0000 00 0000

THIS REGISTER ONLY SETS THE EXCEPTION OF BIT 20 WHICH SETS THE ENABLE THE CACD SIGNALS. SIGNALS OUTSIDE THE REGISTER ARE THE SAME AS THE SIGNALS IN THE REGISTER. SEE THE REGISTER DESCRIPTION FOR THE SIGNALS.




CM0001 TRANSLATE CIPHERS CM0001-0100 00000000

THIS REGISTER IS TRANSLATED TO ALL BITS



CM0002 0000 0000 0000 0000

ENTER A READ-WRITE



CM0003 CACD DETECTED TAGS IN CM0003-0100 00000000

THIS REGISTER IS TRANSLATED TO ALL BITS



CM0004 0000 0000 0000 0000

THIS REGISTER IS TRANSLATED TO ALL BITS. WRITING A 1 TO BIT 0 CLEAR THE 8-BIT CIPHER REGISTER. WRITING A 1 TO BIT 1 CLEAR THE 8-BIT PARITY REGISTER.




Figure 3 Memory Status and Control Maps

MAX-11/750 INTERNAL PROCESSOR REGISTERS
(IPRS) (Cont)

Address	Mnemonic	Read Only or Write Only	Name
00	Reserved		
01	Reserved		
10	PIBR		Process control block base
11	SCIB		System control block base
12	IPL		Interrupt priority level
13	ASTR		AST level register
14	SIRB	WO	Software interrupt request register
15	SISR		Software interrupt summary register
16	Reserved		
17	CMERR	RO	CMI error register
18	ICCS		Interrupt clock control/status
19	NICR	WO	Next interval count register
2A	ICR	RO	Interval count register
2B	TDD4		Time of day register
31	CSRS		Console storage receiver status
1D	CSRD	RO	Console storage receiver data
1E	CSTS		Console storage transmit status
1F	CSTD	WO	Console storage transmit data

**VAX-11/750 INTERNAL PROCESSOR REGISTERS
(IPRS) (Cont)**

Address	Synchrone	Read Only or Write Only	Name
20	RXCS		Console receive control/status
21	RXDB	RO	Console receive data buffer
22	TXCS		Console transmit control/status
23	TXDB	WO	Console transmit data buffer
24	TBDR		Translation buffer disable register
25	CADR		Cache disable register
26	MCESR		Machine check error summary register
27	CAER		Cache error register
28	ACCS	RI	Accelerator control/status register
29	Reserved		
2A	Reserved		
2B	Reserved		
2C	Reserved		
2D	Reserved		
2E	Reserved		
2F	Reserved		
30	Reserved		
31	Reserved		
32	Reserved		
33	Reserved		

VAX-11/750 INTERNAL PROCESSOR REGISTERS
(DPS) (Cont)

Address	Heximate	Read Only or Write Only	Name
34	Reserved		
35	Reserved		
36	Reserved		
37	IO RESET	WO	Initiates UNIBUS
38	MME		Memory management enable
39	TRIA	WO	Translation buffer invalidates all
3A	TRIS	WO	Translation buffer invalidates single
3B	TH DATA		Translation buffer data
3C	Reserved		
3D	PMR		Performance monitor register
3E	SLD	RO	System identification
3F	Reserved		

