DIGITAL EQUIPMENT CORPORATION • MAYNARD, MASSACHUSETTS

 \bigcirc

9

AD01-D analog-to-digital conversion subsystem manual

1st Printing April 1971 2nd Printing October 1971 3rd Printing (Rev) June 1972

Copyright © 1971, 1972 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC	PDP
FLIP CHIP	FOCAL
DIGITAL	COMPUTER LAB
UNIBUS	



CONTENTS

3

,

1 age

Cl	HAPTER 1 GENERAL INFORMATION		СНАРТ	TER 3 OPERATION AND
1.	.1 Introduction	1-1	3.1	Introduction
1.	2 Purpose	1-1	3.2	Address Format
1.	3 Functional Description	1-1	3.3	CSR Format
1.	.4 Physical Description	1-1	3.4	DBR Format
1.	.5 Specifications	1-2	3.5	Interrupt Structure
1.	.5.1 Environmental	1-2	3.6	External Clock Control
1.	.5.2 Power Requirements	1-2	3.6.1	EXT IN
1.	.5.3 Packaging	1-2	3.6.2	EXT IN A
1.	.5.4 Performance Parameters	1-2	3.6.3	External Clock Timing
1.	.6 Reference Documents	1-2		
			CHAPT	TER 4 PRINCIPLES OF (
			4.1	Introduction

CHAPTER 2 INSTALLATION AND ADJUSTMENTS

2.1	Installation Planning	2-1
2.2	Environmental Requirements	2-1
2.3	Configurations	2-1
2.3.1	Channel Expansion	2-1
2.3.2	Bipolar Option AH05	2-1
2.3.3	Sample and Hold Amplifier Option AH04	2-1
2.3.4	Unibus Connections	2-1
2.3.5	Multiplexer Channel Connections	2-1
2.3.6	External Clock Connection	2-1
2.4	Installation Procedure	2-1
2.5	Option Installation	2-2
2.6	Adjustment Procedure	2-2
2.6.1	Power Supply Adjustments	2-2
2.6.2	Timing Adjustment	2-3
2.6.3	A/D Converter	2-3
2.6.3.1	A812	2-3
2.6.3.2	A862 (AH05 Option)	2-4
2.6.4	Sample and Hold A405 (AH04 Option)	2-4
2.6.4.1	AH04 Option Only	2-4
2.6.4.2	AH04 with AH05 Option Only	2-5
2.6.5	Switched-Gain Amplifier A220	2-5
2.6.6	Multiplexer Setup	2-5
2.6.7	External Sync	2-6

CHAPTER 3 OPERATION AND PROGRAMMING

3.3	CSR Format
3.4	DBR Format
3.5	Interrupt Structure
3.6	External Clock Control
3.6.1	EXT IN
3.6.2	EXT IN A
3.6.3	External Clock Timing Considerations
CHAPTE	R 4 PRINCIPLES OF OPERATION
4.1	Introduction
4.2	Block Diagram Analysis
4.3	Detailed Circuit Analysis
4.3.1	Multiplexer
4.3.2	Scaling Amplifier
4.3.3	A/D Converter
4.3.3.1	Unipolar with Wide Aperture
4.3.3.2	Unipolar with Narrow Aperture
4.3.3.3	Bipolar with Wide Aperture
4.3.3.4	Bipolar with Narrow Aperture
4.3.4	Timing
4.3.5	Bus Interface

CHAPTER 5 MAINTENANCE

5.1	AD01-D MainDEC-11-D6AB Diagnostic Program
5.2	Preventive Maintenance
5.2.1	Preventive Maintenance Tasks
5.3	Corrective Maintenance
5.3.1	Preliminary Investigation
5.3.2	System Troubleshooting
5.3.3	Logic Troubleshooting
5.3.4	Circuit Troubleshooting
5.3.5	Validation Tests
5.3.6	Recording
5.4	Test Equipment

Page

3-1 3-1 3-1 3-1 3-2 3-2 3-2 3-2 3-3

4-1 4-1 4-3 4-3 4-3 4-3 4-3 4-3 4-3 4-3 4-3 4-3 5-1 5-2 5-2

5-2 5-2

5-2

5-2 5-3

5-3

5-4 5-4

iii

CONTENTS (Cont)

	Page		
5.5 Module Handling and Repair	5-4	Table No.	Title
5.6 Spare Parts	5-4	3-2	Output Notations
CHAPTER 6 ENGINEERING DRAWINGS		5-1	Test Equipment Required
		5-2	Spare Parts List
APPENDIX A 10-BIT UNIPOLAR CALIBRATION CHART		6-1	AD01-D Engineering Drawings

APPENDIX B 11-BIT BIPOLAR CALIBRATION CHART

ILLUSTRATIONS

Figure No.	Title	Art No.	Page
1-1	AD01-D Configuration	11-0331	1-2
2-1	Option Configuration Diagram	11-0343	2-3
2-2	A812 A/D Converter	11-0332	2-4
2-3	A862 A/D Converter	11-0333	2-4
2-4	A405 Sample and Hold	11-0334	2-5
2-5	A220 Switched-Gain Amplifier	11-0335	2-5
3-1	Address Format	11-0336	3-1
3-2	CSR Format	11-0337	3-1
3-3	DBR Format	11-0338	3-2
3-4	External Clock Timing	11-0339	3-3
4-1	AD01-D Block Diagram	11-0342	4-2
4-2	Timing Generator Circuit	11-0340	4-4
4-3	AD01-D Interrupt Logic	11-0341	4-4
5-1	IC Location	15-0430	5-3
5-2	IC Pin Location	15-0430	5-3

TABLES

Table No.	Title	Page
1-1	AD01-D Module Complement	1-1
2-1	Channel, Module, and Pin Number Cross-Reference List	2-2
2-2	Power Supply Adjustments	2-2
2-3	Timing Adjustments	2-4
3-1	CSR Bits	3-1

iv

Page
3-2
5-4
5-4
6-1

. *

÷

CHAPTER 1 GENERAL INFORMATION

1.1 INTRODUCTION

The AD01-D Analog-to-Digital Conversion Subsystem is a peripheral device used with the PDP-11 Computer Systems in data acquisition and control applications. Refer to the PDP-11 Unibus Interface Manual for information relevant to the architecture of the computer and peripheral devices.

1.2 PURPOSE

The AD01-D operates under computer or external clock control as a highly flexible analog input device to digitize analog inputs connected to directly addressable, multiplex switch modules. As many as eight multiplex switch modules can be implemented. Each module can service four individual analog inputs.

The basic AD01-D provides 10-bit digitization of unipolar, high-level analog signals with a nominal full-scale range of 0V to +1.25V, +2.5V, +5.0V or +10V. These four ranges are program-selectable and are achieved by a selectable gain amplifier. Options are available for digitization of bipolar analog signals and for sample and hold applications.

1.3 FUNCTIONAL DESCRIPTION

The AD01-D comprises

- a. An expandable solid-state input multiplexer
- b. A programmable input range selector
- $c_{\rm A}$ high-speed A/D converter
- d. The computer interface logic.

The interface logic includes two registers to store control and status information and data. The AD01-D is accessed and controlled by a control and status word with a Move (MOV) instruction. A single control and status word from the computer selects the input range and multiplexer channel and starts the conversion. Other novel features of the interface logic are the ability to place the AD01-D in an interrupting or noninterrupting mode and to select an external clock. In the interrupting mode, the AD01-D can issue an interrupt when conversion is done or when an error condition is produced by starting a new conversion before the previous conversion is complete. The noninterrupting mode enables the converter to approach its maximum throughput rate under program control. After the conversion is complete, the data is easily transferred from the AD01-D to the computer by programming another MOV instruction.

1.4 PHYSICAL DESCRIPTION

The AD01-D Analog-to-Digital Converter Subsystem can be configured and modified according to application needs. All logic, options, and a Type H727 A/B Analog Power Supply are housed in a single, 5-1/4 in., rackmountable assembly. Insertion slots for the multiplex switch modules, bipolar option, and sample and hold option are prewired to simplify field installation and modification. Only simple jumper wire changes are required. The module complement and optional modules for the AD01-D are listed in Table 1-1; the location of each module is shown in Figure 1-1. Logic power for the AD01-D is supplied by a separate H716 Logic Power Supply, which can be rack mounted. Operation with an input voltage of 115V requires an H727-A power supply and the system is designated AD01-DA; an input voltage of 230V requires an H727-B and the system is designated AD01-DB. If rack mounting of the subsystem is desired, DEC offers a 19-in. industrial Type H950 Cabinet with a blower fan and front and rear doors.

	Table	1-1
D01-D	Module	Compleme

A

Type/Part No.	Name	Quantity	Location
A124	Four Input Multiplex Switch	1	B16
A124*	Four Input Multiplex Switch	8 (max)	A17-A20
			B17-B20
A220	Selectable Gain Buffer Amplifier	1	A16
A862 (AH05)*	Bipolar A/D Converter	1	AB13 (AB12)
A405 (AH04)*	Sample and Hold	1	AB15
A708	Dual Voltage Regulator	1	A24
A812	10-Bit A/D Converter	1	AB12
G736	Request Jumper	1	A10
M105	Address Selector	1	A3
M111	Inverter	1	A9
M112	NOR Gate	1	B7
M113	10 2-Input NAND Gates	1	A7
M161	Binary to Octal/Decimal Decoder	1	B10
M206	Six Flip-Flops	2	AB6
M302	Dual Delay Multivibrator	3	AB11, B8
M501	Schmitt Trigger	1	AB22
M617	6 4-Input NOR Buffers	1	B9
M782	Interrupt Control	1	B3
M783	Unibus TM Drivers	2	AB5
M784	Unibus Receivers	1	A4
M785	Unibus Transceivers	1	B4
M908	Connector	2	AB21
*Denotes optional mo	dules		

Denotes optional modules

TM Unibus is a trademark of Digital Equipment Corporation.

-	4
n	т

1.5 SPECIFICATIONS

1.5.1 Environmental

Temperature:

Humidity:

1.5.2 Power Requirements

Input voltage (ac): Input frequency (ac): Power dissipation:

1.5.3 Packaging

Size:

Weight:

1.5.4 Performance Parameters

Conversion time:

Conversion aperture:

Sample and Hold Acquisition: Aperture:

Number of analog input channels:

Input voltage range (program-selectable) Unipolar: Bipolar:

System accuracy:

115V/230V ± 10% 47 Hz to 63 Hz, single phase <75W

> Height: 5-1/4 in. Width: 19 in. Depth: 12 in. (plus separate power supply)

0°C to +55°C, operating

-25°C to +85°C, storage

to 90 % without condensation

15 lb

22 μ s, including channel and gain selection with or without sample and hold option. Bipolar option adds 7 µs.

17.5 μs, 24 μ s with Bipolar Option AH05, or 0.1 µs with Sample and Hold Option AH04

5 μ s to 0.01% of full-scale step change 100 ns

4 minimum (expandable to 32 in groups of 4)

0V to 1.25V, +2.5V, +5.0V or +10.0V, full-scale 0V to $\pm 1.25V$, $\pm 2.5V$, $\pm 5.0V$ or $\pm 10.0V$, full-scale ± 0.1% of full-scale ± 0.125% of full-scale with Sample and Hold Option AH04 9 10 11 12 13 14 15 16 17 18 19 A862

* BIPOLAR OPTION AH05

** SAMPLE AND HOLD AMPL OPTION AHO4 *** MULTIPLEX SWITCH MODULES

Figure 1-1 AD01-D Configuration

 $1000\;M\Omega\;$ in parallel with 20 pFunselected or power off Analog input connections: Plug-in cable modules 6-bit address Cross-Channel attenuation:

Input gain: (program-selectable)

Input impedance:

Channel selection:

(program-selectable)

Overload capability:

Input isolation:

1.6 REFERENCE DOCUMENTS

The following documents are essential to understand the PDP-11 Computer System:

PDP-11 Handbook PDP-11 Unibus Interface Manual PDP-11 Maintenance Manuals

2-bit code

The following diagnostic program is required to test the performance of the AD01-D:

AD01-D MainDEC-11-D6AB A-SP-AD01-D-12 Acceptance Procedure

1-2

	20	21	22	23	24	25	26	27	28	29	30	31	32
×	A 1 2 4 ***	M 908	M501		A 7 0 8								
*	A 1 2 4 ***	8 0 €						1	472 ANA P.	7/B LOG S.			

11-0331

-8

Enhancement mode MOS FET switches, off when

±20V on all ranges without damage

78 dB, dc to 80 Hz for 20V p-p signals, 100- Ω source impedance

CHAPTER 2 INSTALLATION AND ADJUSTMENTS

2.1 INSTALLATION PLANNING

The AD01-D is a Type 1943 rack-mountable assembly, which can be installed in the Type H950 Equipment Cabinet. The Type 1943 Assembly has the following dimensions:

Width:	19 in.
Depth:	12 in.
Height:	5-1/4 in.

The associated H716 Logic Power Supply mounts on the rear door of the cabinet.

2.2 ENVIRONMENTAL REQUIREMENTS

The AD01-D and PDP-11 operate in identical environments; the environmental limitations are listed in Chapter 1.

2.3 CONFIGURATIONS

The basic AD01-D Subsystem consists of a 5-1/4 in. rack-mountable logic assembly and a H716 Logic Power Supply. A physical description of the AD01-D and associated options is presented in Chapter 1. The following paragraphs summarize the requirements for installing and configuring the AD01-D.

2.3.1 Channel Expansion

Eight prewired insertion slots are provided in the logic shelf for the multiplex switch modules. The slots are A17 through A20 and B17 through B20 (see Figure 1-1). When expanding the channel capacity, modules must be added in the A level before the B level, progressing from slot 17 toward slot 20.

2.3.2 Bipolar Option AH05

To accommodate A/D conversion of bipolar analog voltages, Bipolar Option AH05 must be installed in the AD01-D logic assembly. The option consists of a replacement Bipolar A/D Converter Module, A862.

The replacement A/D converter occupies two insertion slots while the A812 10-Bit A/D Converter occupies only one. The insertion slot is prewired to accept either A/D converter without wiring changes (see Figure 1-1).

2.3.3 Sample and Hold Amplifier Option AH04

If skewless sampling of analog signals is desired, Sample and Hold Amplifier Option AH04 must be installed in the AD01-D logic assembly. The option consists of a single module designated the A405 Sample and Hold Module. A prewired insertion slot located at AB15 (see Figure 1-1) on the logic assembly is reserved for the module.

2.3.4 Unibus Connections

Only one BC11-A Cable is required to connect the Unibus from the computer to the AD01-D. This cable must be inserted into slot AB01 on the logic assembly. If the AD01-D is the last peripheral device on the Unibus, Terminator Module M930 is inserted in slot AB02; otherwise, this slot is used to connect the Unibus to another peripheral device using another BC11-A Cable.

2.3.5 Multiplexer Channel Connections

The input connections to the multiplexer switch modules are wired to two M908 Connector Modules located in slots AB21 of the logic assembly. The analog signals to be converted should be carried on user-supplied twisted pairs of wires (shielded if necessary). These twisted pairs should be soldered to the appropriate split lugs on the M908 Modules. The assigned channel numbers and the associated pin numbers on the M908 Modules are identified in Table 2-1.

2.3.6 External Clock Connection

As with the multiplexer channel connections, external clock input connections to the timing circuits of the AD01-D are also wired to the M908 Connector Module located in slot A21. If an external clock is to be used in an AD01-D installation, the clock signal should be carried on user-supplied twisted pairs of wires (shielded if necessary). The twisted pair should be soldered to split lugs A1 and B1 or A2 and B1 on the M908 Connector Module in slot A21.

2.4 INSTALLATION PROCEDURE

The installation procedure for the AD01-D Analog Subsystem is as follows:

Procedure	Step
Unpack the equipment from the shipping con damage. Damage claims should be made to the	1
NOTE DEC Field Service personnel sho tion on potential problems.	
• Remove the tape that secures the modules an and varify that the modules and connectors a slots (refer to drawing D-MU-AD01-D-02).	2
Mount the AD01-D Assembly in the assigned using the appropriate hardware.	3

ntainer(s) and inspect the unit(s) for he DEC district supervisor. ould be available for consulta-

d cables in the AD01-D Assembly re seated in the proper connector

location (H950 Equipment Cabinet),

(continued on page 2-2)

	manner, module, and Fin Number (ross-Reference	ce List			
Channel Na	A124 Multiplex Switch	ex Switch M908		Connector Module		
Channel No.	Module Slot	Slot	Hot Pin	Gnd Pin		
0			B2	C2		
1	. 17		C1	D1		
2	A1 /	A21	D2	E2		
3			E1	F1		
4			F2	H2		
5	A 1 Q		H1	J1		
6	AI8		J2	K2		
7		A21	4K1	L1		
8			L2	M2		
9	410	A 21	M1	N1		
10	A19	A21	N2	P2		
11			P1	R1		
12			R2 ⁻	S2		
13	420	A 21	S1	T1		
14	A20	A21	T2	U2		
15			<u>U1</u>	Vl		
16			B2	C2		
. 17	B17	D21	C1	D1		
18	BI /	D 21	D2	E2		
19			E1	F1		
20			F2	H2		
21	B18		H1	J1		
22	D 18		J2	K2		
23		B21	K1	L1		
24			L2	M2		
25	B10	D21	M1	N1		
26	B19	D21	N2	P2		
27			P1	R1		
28			R2	S2 °		
29	B20	D01	S1	T1		
30	D20	B21	T2	U2		
31			U1	V1		
EXT IN		A21	A1	B1		
EXT IN A			A2	B1		
Step	Proce	edure				

Table 2-1 Channel Module a d Din Maark

Pro
Perform the acceptance checkout of
MainDEC-11-D6AB Diagnostic Prog
Adjustment should not be necessary
factory after adjustment.

If, at any time, the AD01-D is not within its stated specifications (accuracy), perform the adjustment procedure in Paragraph 2.6. When this adjustment is complete, perform the acceptance tests again.

2.5 OPTION INSTALLATION

Step

7

8

The AD01-D options necessitate some changes in the back panel wiring. All information regarding the wiring for each option configuration is given in Figure 2-1. Add and/or delete wires according to this diagram when installing options.

2.6 ADJUSTMENT PROCEDURE

The adjustment procedure for the AD01-D depends on the particular option configuration. If a given option is not included in the AD01-D, disregard the corresponding adjustment procedure. To achieve accurate calibrations, perform the adjustments in the following sequence.

- 1. Power Supplies
- 2. Timing
- 3. A/D Converter (A812 or A862)
- 4. Sample and Hold A405
- 5. Switched-Gain Amplifier A220
- Multiplexer Setup 6.
- 7. External Sync

2.6.1 **Power Supply Adjustments**

Table 2-2 summarizes the necessary information for adjusting the power supplies in the AD01-D.

Table 2-2 Power Supply Adjustments			
Supply	Voltage*	Pin	Adjustment Location
H716	+5V ± 0.25V	A03A2 A03C2 (GND)	
H727	+15V ± 0.1V	A24V2	POWER MATE – Top Right (Blue Case)
		A24T2 (GND)	DELTRON – Bottom Right (Black Case)
	-20V ± 0.1V	A24N2	POWER MATE – Top Left (Blue Case)
		A24T2 (GND)	DELTRON – Bottom Left (Black Case)
*Voltage meas	urement can be made with ED	C null meter and DEC 10:1 Divid	er (refer to Table 5-1)

Step 4

5

Install the logic power supply and chassis subassembly in the assigned location (refer to drawing D-UA-H716-B-0 for AD01-DA or drawing D-UA-H716-D-0 for AD01-DB).

Connect the H716 Logic Power Supply Cable from the power supply to the left end panel of the AD01-D Subsystem where noted.

Determine where Unibus is terminated and connect BC11-A Cable to last device. If 6 the AD01-D is the last device on the bus, install the Terminator Modules M930 in slot AB02 of the AD01-D.

2-2

ocedure

f the AD01-D logic and analog circuits using the gram and A-SP-AD01-D-12 Acceptance Procedure. because all potentiometers are sealed at the



Jumper	From	То
· A	A09A1 A09C1	A08D1 A08E1
	A09D1	A08F1
	A09F1	A08H1
	A09E2	A08J1
	A09J1	A08K1
	A09H2	A08L1
	A09L1	A08M1
~	A09K2	A08N1
	A09N1	A08P1
	A15S2	A15V2
В	A08D2	A08D1
	A08E2	A08E1
	A08F2	A08F1
	A08H2	A08H1
	A08J2	A08J1
	A08K2	A08K1
	A08L2	A08L1
	A08M2	A08M1
	A08N2	A08N1
	A08P2	A08P1
С	B13E2	A05A1
D	B13F2	A05A1
E	A05C2	A05E1
F	B08F2	A09V1
G	A15E2	B15M2
	B15J2	A15U2

Figure 2-1 Option Configuration Diagram

Table 2-2 (Cont) Power Supply Adjustments

•

Supply	Voltage*	Pin	Adjustment Location	
A708	-15V ± 0.1V	A24S2 A24T2 (GND)	No Adjustment	
*Voltage measurement can be made with EDC null meter and DEC 10:1 Divider (refer to Table 5-1).				

2.6.2 Timing Adjustment

The timing of the AD01-D can be adjusted while running the WAS-IS TEST (SA 270₈) of the diagnostics with inhibit printout option. The required timing adjustments are summarized in Table 2-3.

2.6.3 A/D Converter

2.6.3.1 A812 - The following adjustment should be performed while running the Display Conversion Loop $(SA 220_8)$ of the diagnostic program.

Table 2-3
Timing Adjustments

Module	Slot	Pin	Time
M302	A11	F2	5 µs
M302	A11	T2	0.5 μs
M302	B11	F2	0.5 μs
M302	B11	T2	0.1 µs
M302	B08	F2	1 µs/AH05 only
M302*	B08	T2	2.5 μs 0.1 μs with AH05
*External sync signal is required to set this single-shot, because it derives output signal from Ext Sync input.			

NOTE

The procedure should be performed with the A220 and A405 Modules removed from their insertion slots.

Step	Procedure
1	Extend A812 Module using two W982 Extender Modules.
2	Set EDC to 5 mV and connect to B12V2.
3	Adjust comparator sensitivity potentiometer (see Figure 2-2) for $000\ 000_8$ to $000\ 001_8$ on console DATA indicators. (Adjust for $001\ 777_8$ to $001\ 776_8$ if AH04 is installed.)
4	Set EDC to +9.9853V.
5	Adjust reference potentiometer for 001 777 ₈ to 001 776 ₈ on console DATA indicators. (Adjust for 000 000 ₈ to 000 001 ₈ if AH04 is installed.)









Figure 2-3 A862 A/D Converter

2.6.3.2 A862 (AH05 Option) – The following adjustment procedure uses the WAS-IS TEST and the Display Conversion Loop of the diagnostic program. Adjust the A862 A/D Converter as follows:

NOTE

	The procedure should be performed wit Modules removed from their insertion sl
Step	Proceed
1	Start the WAS-IS TEST (SA 270_8) with
. 2	Connect scope to B13F1 and adjust cloc to obtain a 24- μ s positive pulse (see Figu
3	Stop program and restart at Display Cor
4	Connect EDC to A13J2 and A13F2 (GN
5	Adjust offset potentiometer for 000 000 indicators. (Adjust for 001 7778 to 001

2.6.4 Sample and Hold A405 (AH04 Option)

The adjustment procedure of the A405 Module depends on the AD01-D option configuration. Two procedures are outlined below. One procedure applies to systems that have only the AH04 Option (Sample and Hold); the other procedure applies to systems that have both the AH04 and AH05 (Bipolar) Options.

2.6.4.1 AH04 Option Only – Adjust the A405 Module as follows:

	NOTE The procedure should be performed with moved from its insertion slot.
Step	Pro
1	Ensure that all proper jumpers (except the
2	Ensure that split lugs A and B on the A40
3	Start Display Conversion Loop (SA 2208)
4	Connect EDC to A15S2 and A15F2 (GNI

2-4



th the A220 and A405

slots.

lure

inhibit printout bit 13 = 1.

ck potentiometer (conversion time) gure 2-3).

onversion Loop (SA 220₈).

ND). Set EDC to $+5 \text{ mV} \pm 2 \text{ mV}$.

 00_8 to 000 001₈ on console DATA 776₈ if AH04 is installed.)

the A220 Module re-

ocedure

nose marked G) are installed (see Figure 2-1).

05 Module are connected (see Figure 2-4).

of the diagnostic program.

D). Set EDC to -5 mV.

(continued on Page 2-5)

Step	Procedure	Step		F	Procedure
5	Adjust bias potentiometer (see Figure 2-4) on A405 Module for 001 776_8 to 001 777_8 on console DATA indicators.	1	Ensure that Module A2 in slot B16.	20 is instal	led in slot A
6	Stop program and turn off computer power.	2	Connect EDC to A16P2	and A16F	⁵ 2 (GND). S
7	Add jumper wire G to back panel wiring.	3	Start the Display Conve	rsion Loor	(SA 220 ₈)
8	Turn on computer power and set EDC to 9.9853V.	C C	of 8 (SW6 and SW7 = 1).	ν 0 ^γ
9	Restart Display Conversion Loop (SA 2208).	4	Adjust input offset pote	entiometer	(Figure 2-5)
10	Adjust offset coarse potentiometer on A405 for 001 776_8 to 001 777_8 (or as close as possible) on console DATA indicators.	5	$000\ 000_8$ on the consol	e DATA in	dicators.
11	Adjust offset fine potentiometer on A405 for 001 776_8 to 001 777_8 on console DATA indicators.	5	with specified gain setting	ngs:	
			Data (±1 bit)	SW6	SW7
2.6.4.2 AH0	4 with AH05 Option Only – Adjust the A405 Module as follows:		0001008	0	0
Step	Procedure		0002008	1	0
1	Ensure that all proper jumpers are installed (see Figure 2-1).		000400 ₈	0	1
2	Ensure that split lugs A and B on the A405 Module are connected (see Figure 2-4).		001000 ₈	1	1



Figure 2-5 A220 Switched-Gain Amplifier

2.6.6 Multiplexer Setup

Set up multiplexer as follows:

a. Verify that A124 Multiplexer Switch Modules are installed in the following slots:

CH00	CH03	Slo
CH04	CH07	Slo
CH08	CH11	Slo
CH12	CH15	Slo
CH16	CH19	Slo
CH20	CH23	Slo
CH24	CH27	Slo
CH28	CH31	Slo



Connect EDC to A15S2 and A15F2 (GND). Set EDC to +5 mV.

 $000\ 000_8$ on console DATA indicators.

Start the Display Conversion Loop (SA 220₈) of the diagnostic program.

Adjust bias potentiometer (see Figure 2-4) on A405 Module for 000 0018 to

Figure 2-4 A405 Sample and Hold

2.6.5 Switched-Gain Amplifier A220

3

4

5

Adjust the A220 Switched-Gain Amplifier as follows:

A16 and that Module A124 is installed

Set EDC to +600 μ V.

3) of the diagnostic program with a gain

5) on A220 Module for $000\ 001_8$ to

dicators display the following readouts

Gain	
1	
2	
4	

8

d in the following clots:

lot A17 lot A18 lot A19 lot A20 lot B17 lot B18 lot B19 lot B20

b. If the G735 Test Card Module is available, perform the following procedure:

NOTE

The G735 Module produces eight distinct voltage levels when fed from the EDC. The first level, fed to channels $0, 10_8, 20_8, 10_8$ 30_8 is equal to the input level from the EDC. Each successive level is half the previous one and appears on the next channel, except that the last level is ground. Jumper X should be connected on the module for testing the AD01-D.

1	Insert the G735 Module in slot AB21.	

2 Connect EDC to the tabs at the handle end, and set EDC to +10V.

- 3 Set the SR on the console to 270_8 and press start.
- Load the initial channel of the multiplexer to be tested in DATA bits 00_8 through 04_8 , 4 then press CONT. The program will halt.

Procedure

- Load the number of channels to be tested in DATA bits 00_8 through 04_8 , then press 5 CONT. The program will again halt.
- Set the SR to all 0s and press CONT. The program should run. After one complete 6 pass, the Teletype bell will sound.
- 7 Set bit 06 of the SR to 1. The following table is printed:

Channel	Initial Value	Final Value
CH00	1777	1777
CH01	1000	1000
CH02	0400	0400
CH03	0200	0200
CH04	0100	0100
CH05	0040	0040
CH06	0020	0020
CH07	0000	0000
*		★
СН37	0000	00'00

NOTE

If differences between initial values and final values of more than one count occur, check the multiplexer channel in question. It may be noisy and should be replaced.

c. If the G735 Module is unavailable, perform the following procedure:

Step

Step

Procedure

With the program running the Display Conversion Loop (SA 2208) check each multi-1 plexer channel by moving the EDC to the proper input pins in slot AB21.

2 Verify the correct results on the DATA indicators of the computer. 2.6.7 External Sync

NOTE Before connecting the external sync to the AD01-D, associated jumpers must be removed. These jumpers are:

EXT IN – A22R2 to A22C2 EXT IN A – B08B2 to B08N2

After connecting the external sync (refer to Table 2-1), the EXTEST and EXFAST Diagnostic Subroutines can be run to verify proper operation of the AD01-D under control of external sync.

Pz

CHAPTER 3 OPERATION AND PROGRAMMING

3.1 INTRODUCTION

Operation of the AD01-D is controlled entirely by the PDP-11 Computer program. All I/O and control programming is done by issuing the normal memory reference instructions. The nature of the program depends on the system application and the familiarity of the programmer with the particular application and the PDP-11 instruction set.

3.2 ADDRESS FORMAT

The AD01-D is assigned two bus addresses:

- a. 776770_8 for the control and status register (CSR)
- b. 776772_8 for the data buffer register (DBR).

All information flows between the processor and the AD01-D through these registers. The address format is shown in Figure 3-1.





3.3 CSR FORMAT

The operating condition of the AD01-D is established by transferring a 16-bit control word or an 8-bit control byte from the processor to the CSR. The status of the AD01-D can be determined by transferring the contents of the CSR to the processor and testing the status bits. The CSR format and bit assignments are illustrated in Figure 3-2. The purpose and description of each bit in the CSR is presented in Table 3-1.

3.4 DBR FORMAT

On command, the AD01-D digitizes the unipolar analog voltage of the selected channel into a 10-bit binary code, using the successive-approximation technique. The bipolar option permits conversion of bipolar analog voltage



Figure 3-2 CSR Format

Table 3-1	l

CCD	D:4-
USK	DILS

Bit	Description
15	ERROR(ER) – indicates device has been issue between Start Conversion and Read ADDB. C command if error condition is present. Cleared Gain and MUX Channel data is loaded.
	NOTE
	The main purpose of the Error lems that could occur if an extensions at certain intervals and co der program control between the
14	Unused.
13-08	MULTIPLEXER CHANNEL (MC) – Selects 1 under program control. Cleared by INIT.
07	DONE (DN) – Indicates state of converter. Reby reading ADDB. Read only.



Table 3-1 (Cont)

CSR Bits

Bits	Description
06	INTERRUPT ENABLE (IE) – Allows interrupts on A/D Done or Error. Set under program control. Cleared by INIT.
05-03	Unused.
4-3	GAIN SELECT (GS) – Selects gain for programmable gain amplifier. Loaded under program control. Cleared by INIT.
02	PROGRAMMABLE PRIORITY REQUEST SELECT (PS) – Allows selection of bus request line under program control. When bit $02 = 0$, bus requests are made at level 7. When bit $02 = 1$, bus requests are made at a level determined by bus grant jumper socket on $\overrightarrow{G736}$ Module. Set under program control. Cleared by INIT.
01	EXTERNAL CLOCK ENABLE (EE) – Allows converter to be controlled by external input. Loaded under program control. Cleared by INIT.
00	A/D START – Start conversion. Loaded under program control. Cleared by INIT. Cleared by A/D Done (Write Only).

into an 11-bit two's complement code with an extended sign format. The digitized analog voltage is stored in the DBR when the conversion is done. A single move instruction can then be programmed to gate the contents of the DBR onto the Unibus. The data format for unipolar and bipolar operation is illustrated in Figure 3-3. Table 3-2 relates the octal representation of the data word to the input analog voltage to highlight differences between unipolar and bipolar operation.



Figure 3-3 DBR Format

3.5 INTERRUPT STRUCTURE

The AD01-D utilizes the interrupt structure of the PDP-11 System to inform the processor that the A/D conversion is done or to indicate that an error condition exists. The interrupt logic in the AD01-D can be enabled or disabled under program control. Bit 06 of the CSR is assigned to enable the interrupt logic. If the interrupt logic is enabled, one of two priority levels can be selected by the program. Bit 02 is assigned to select the priority level Priority level 7 is enabled when bit 02 is reset, and the priority level established by the bus grant jumper socket on the G736 Module is selected when bit 02 is set. Bus grant jumpers are available for priority levels 4, 5, and 6. When the AD01-D is shipped from the factory, jumper plug S408778 for priority level 5 is installed in the G736 Module.

Table 3-2 Output Notations

Unipolar	Bipolar
	176000 ₈
	1770008
0000008	0000008
0010008	0010008
0017778	0017778
	Unipolar 000000 ₈ 001000 ₈ 001777 ₈

3.6 EXTERNAL CLOCK CONTROL

The AD01-D contains two inputs for external control of the conversion process: EXT IN and EXT IN A.

3.6.1 EXT IN

The EXT IN signal is brought into the converter on the M908 Analog Input Module in slot A21, pins A1 and B1 (B1 is EXT common). Input signal conditioning is provided by the M501 Schmitt Trigger circuit. The upper and lower thresholds are set at 1.7V and 1.1V. Input signal swing is limited to $\pm 20V$. Input standards are as follows:

Signal swing: ±20V

Loading: $2.7 \text{ K}\Omega$ to +5V or 1.8 mA at GND

NOTE Before connecting EXT IN to the AD01-D, the jumper wire from A22R2 to A22C2 should be removed.

3.6.2 EXT IN A

The EXT IN A signal is brought into the converter on the M908 Analog Input Module in slot A21, pins A2 and B1 (B1 is EXT common). This input is T^2L compatible. Triggering is accomplished by a level change from high to low or a pulse to low, the duration of which is ≥ 50 ns. The fall time of the input trigger should be < 400 ns.

Input standards are as follows:

Signal swing:	T^2L logic levels
Timing:	Level – high to low fall time < 400 ns
	Pulse – high to low, duration ≥ 50 ns
Loading:	2-1/2 unit loads

NOTE Before connecting EXT IN A to the AD from B08B2 to B08N2 should be remov

01-D, the jumper wire red.) A statistication and a statistication of the statistication of t	
	operational production of the state of the s	and the second se
		and the second

3.6.3 External Clock Timing Considerations

Figure 3-4 is a timing diagram that shows the operation of the AD01-D under external clock control. In the external mode, time is not allowed for the switched gain amplifier to settle, thereby initiating a conversion at the time the external signal is applied. Thus, the user must allow at least 5 μ s for settling of the input amplifier, if necessary.



Figure 3-4 External Clock Timing