	DIGITAL EQUIPM	IEN'I CORPORATION WASSACHUSETTS	LEGEND		Q	UAN	NTIT	Y/	VAR	IATI	0 N
	ACCES DE BY CI DE BY G Paul Severino PI	SORY LIST HECKED SECTION ATE ROD Alan Hirsch ATE 3/18/71	D DOCUMENT DN DOCUMENT CHANG NOTICE PA PAPER TAPE ASCII PB PAPER TAPE BINAF PM PAPER TAPE READ-IN-MODE						CHECK	DATE.	ALLATION CHECK DATE
ITEM NO.	DWG NO. / PART NO.	DESCRIPT	ION						KI KI		INSTALI BY
1	DEC11-HADA-D	AD01-D Maintenance Manual		1							
			en gebruik van de de kontrol de k		\sqcup				_ -		
2	C-13531	Schematic Deltron		$\frac{1}{1}$	\vdash	+	+	\vdash			
		(DEC # 12-3185-2 H727-A)		-	\vdash	+	+	\vdash		warmen ground	
		(DEC # 12-3185-4 H ⁷ 27-B)			++	+-	+	\vdash	╬		
-				╫┈	什	+	+	\vdash	-		
				₩-	+	\dashv	+		1		
			меррийн эх энгээ байн хав хүн нэг хүн холоо хүч эх этг хүн холоо хүн хос хүн хос холоо холоо холоо холоо холоо	╫	\dagger	十	1				
			and the second s			T					
				_	\sqcup		<u></u>	\sqcup	_ _		
				4-	\perp		_		#		ļ
				- -	╁	-+		\vdash	┵		
				\dashv	\dashv	-	+	H	\dashv		
				╢	++	-	+	$\vdash \vdash$	\dashv		
gartanas (Charles Danisland				-	╁┤	-	+	H	╫	0 4*** O O O	
				╢	+	\dashv	+-	H	-	n en mente en prominent	
				╢	+	+	+		1		
					\prod		T				
TITL	.E Accessory List	ASSY. NO.	SIZE CODE A AL	AD	N I 01- D	J M B I	ER			REV.	ECO NO
	Accessory Fist	SHEET 1 OF									

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or cepied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

		MAYNARD	, MASSACI	HUSETTS			
						DATE 1-21-	-71
TITLE	AD01-D Specifi	cations					
			REVISIONS				
REV	DESCRIP	TION	CHG NO	ORIG	DATE	APPD BY	DATE
				,			
		. '					
ENG		APPD)	,	SIZE COL	DE	NUMBER	REV
	14. 1.1.1. 1.2.1.2.1.2.1.2.1.2.1.2.1.2.1.2)	A SI	P ADC	01-D-10	2 - 112
DEC FOI DRA 107	RM NO. 'A		1		S	HEET	OF _22

DIGITAL EQUIPMENT CORPORATION

ENGINEERING SPECIFICATION CONTINUATION SHEET AD01-D 10 Bit A/D Converter Subsystem - Specifications 0.0 AD01-D GENERAL DESCRIPTION The ADO1-D is an analog input subsystem for use with the PDP-11 computer. It features a 10 bit analog to digital converter with extended dynamic range, This range is achieved by means of an amplifier with gains of 1, 2, 4 and 8 selectable under program control. 0.1 A single-ended multiplexer is provided for. Channels can be implemented in groups of four up to a maximum of 32. A one word output from the computer to the Gain-MUX control register selects both amplifier gain and multiplexer channel address. 0.2 The computer interface includes two registers: a control and status register, ADCS and data register, ADDB. Novel features of the interface include the ability to set the converter into the interrupting or non-interrupting mode. In the interrupting mode the AD01-D is capable of interrupting on A/D done or on the error condition of starting a new conversion before the previous conversion is complete. The non-interrupting mode enables the converter to approach its maximum throughput rate under program control. SIZE CODE **REV** NUMBER

DEC FORM NO 16-1022

AD01-D-10

SHEET 2

ENGIN	IEERING SPECIFICATION ELECT CONTINUATION SHEET
TITLE	AD01-D Specifications
0.3	Conversion results are entered on the data lines of the
	unibus of the computer at the right most end. When
	bipolar operation is implemented, the sign bit is
	extended to the left to fill the remaining bits.
0.4	
0.4	The AD01-D subsystem is contained in a single 54" high
	rack mounting panel. This includes an analog power
	supply sufficient for the basic unit and all prewired
	options. Also required is an externally mounted 5 volt
	power supply.
1.0	GENERAL SPECIFICATIONS
1.1	The AD01-D consists of several functional parts as
	enumerated in the following paragraphs:
1.1.1	A812 Analog to Digital Converter - (10 Bit Unipolar)
	When provided with an input voltage and start pulse
	the converter module produces ten output bits which
	correspond to the value of the input voltage. The
	successive (serial) approximation technique is used.
	When the ten output bits have been determined the
	converter module produces a done pulse. The input
	voltage range of the converter is 0 to +10 volts.
	The input resistance is 1250 ohms $\pm 0.1\%$.
	SIZE CODE NUMBER REV

ENG	INEERING SPECIFICATION	CONTINUATION SHEET
TITLE	AD01-D Specifications	

1.1.2 Multiplexer Control

The six bit MUX channel address is received by the ADCS. An M161 octal decoder converts the three most significant of these bits to an enabling level for one of eight Al24 multiplexer modules. The eight prewired slots provided for these modules are Al7 through A20 and B17 through B20. When expanding the channel capacity modules must be added in the A level before the B level progressing from slot 17 toward slot 20. The last two bits of the channel address are decoded on the enabled Al24 module. The sixth bit is included for future expansion to 64 channels.

1.1.3 Power Supplies

Analog power for the circuitry is furnished by an H727 power supply in conjunction with an A708 voltage regulator module. The H727 supplies +15VDC at 400ma and -20VDC at 400ma. The -20VDC power is used only by the Al24 multiplexer modules (30ma each). All other A series modules use -15 volts derived from the negative regulator section of the A708. The maximum current drain on this -15 volt regulator is 200ma. The A708, when fully loaded, takes 200ma from the -20 volt output of the H727. The +15 volt output of the H727 provides

SIZE	SP	NUMBER AD01-D-10			REV
		SHEET	4	OF	22

ENGIN	NEERING SPECIFICATION 1998 CONTINUATION SHEET
TITLE	AD01-D Specifications
	350ma to the analog modules.
1.1.4	Remote Gain Control Amplifier
	The gain control bits are received from the accumulator
	through the gain and mux register. These bits are
	decoded and converted to gain switching action by
	an Al24 multiplexer module. The operational amplifier
	used is an A220. The configuration is non-inverting
	with gains of 1, 2, 4 and 8. A truth table is given in
	the programming section of this document. The input
	impedance of the amplifier is greater than 1000 megohms
	in parallel with 20pF. Settling time to either a
	gain change or a 10 volt input change is less than
	3 microseconds to within one count of the ADC.
1.2	Options
1.2.1	Multiplexer Modules
	The Al24 multiplexer switch selects one of four
	input channels on the basis of two input bits and an
	enabled input. These logic inputs are TTL compatible,
	and all represent less than one unit load. The analog
	switches are enhancement-mode mosfets, and all channels
	•

ENGIN	EERING SPECIFICATION			CONTINUATION SHEET	ENGINEERING SPECIFICATION DESCRIPTION SHEET				
TITLE	AD01-D Specifications								
	are off when power is removed. The								
	is less than 2000 ohms. OFF resi	stan	ce and	d capacitance					
	are 200 megohms and 1 picofarad re	espe	citive	ely. Normal					
	operation requires that the input voltage be in the								
	range of ± 10 volts. Input voltage	es u	p to 2	20 volts					
	and input currents up to 3ma will	cau	se no	damage.					
	Response time (including delay) i	s le	ss tha	an 1.2 micro-					
	second in both the ON and OFF dire	ecti	ons.						
1.2.2	Sample and Hold Amplifier - AH04								
	The A405 Sample and Hold Module Specifications are								
	enumerated here:								
	Acquisition Time								
	Within 5mv, 10v step input, max	:	5usec						
	Aperture Time, max:		0.lus	ec	·				
	Gain		-1.000	0 (<u>+</u> .02%)					
	Input								
	Voltage range		<u>+</u> 10v						
	Impedance		2K ohi	ms <u>+</u> 1%					
	Output								
	Voltage range, max:		<u>+</u> 10v						
	Current, mas:		10ma						
	Impedance, Max:		0.1 o	hm					
		SIZE	CODE	NUMBER	REV				
		A	SP	AD01-D-10	2.2				

DEC FORM NO 16-1022 DRA 108 SHEET _6 OF _22

SIZE CODE A SP NUMBER AD01--D-10

ENGI	NEERING SPECIFICATION	Prison:		CONTINUATION SHEET				
TITLE	AD01-D Specifications							
	Offset (between sample & hold mo	des):		ess than or qual to 15mv				
	Temperature coefficient of offse	t, mx	: 50	OuV per ^O C				
	Droop (max at 25°C, Note 1):		10	DmV/msec				
	Track-Hold Control							
	Level Control - Pin BF2 (jmper - Wl)		1 Lo	L compatible unit load ogic Ø or Low - Ho ogic l or High - I				
	Pulse Control - Pin BF2 (jmper - W2) - Pin BH2			cack - 1 unit load old - 1 unit load	l			
	NOTE 1: Droop doubles for each 10 ^o C increase in temperature.							
1.2.3	AH05 Sign Option							
	Implementation of the AH05 option	n is	n is accomplished by					
	substituting the A812 module in	slots	AB12	with the				
	A862 bipolar A-D converter modul	e in :	slots	ots AB13. Con-				
	version time for this module is 24usec. giving 10							
	bits + sign in two's complement	notat	ion.	Total				
	system conversion time is 29usec	with	АН05.		•			
		SIZE	CODE SP	NUMBER AD01-D-10	REV			

ENGI	VEERING SPECIFICATION	dig:		CONTINUATION SHEET
TITLE	AD01-D Specifications			<u>.</u>
1.3	Mechanical Configuration			
	The entire AD01-D is contained :	in an	н911	logic rack
	with six H803 connector blocks.	The	right	hand end
	(as viewed from the front of the	rack	i) is	occupied
	by the analog power supply. The	e 5 vo	lt lo	gic supply
	is also rack mount.			
1.4	General Specifications			
1.4.1	Power Requirements			
1.4.1.1	AD01-DA:		1	10v, 60Hz
	Analog Power Supply:		Н	727A
	AC current:	~	1	ess than ½ amperes
	Power Dissipation:		1	ess than 25 watts
	Digital Logic Supply:		Н	716в
	AC current:		1	ess than 3 amperes
		Leize	CODE	NUMBER TOP
		SIZE	SP	NUMBER REV

ENGIN	EERING SPECIFICATION		CONTINUATION SHEET
TITLE	AD01-D Specifications		
1.4.1.2	AD01-DB:	23	OV, 50Hz
	Analog Power Supply:	н7	27в
	AC Current:	10	ess than ¼ amperes
	Power Dissipation:	, le	ess than 25 watts
	Digital Logic Supply:	н7	'16D
	AC Current:	16	ess than 1.5 amperes
·	Power Dissipation:	16	ess than 25 watts
1.4.2	Environmental Specification		
	Temperature Range (operating):	0 ^C	°C to 55°C
	Temperature Range (storage):	-2	25°C to +85°C
	Temperature Coefficient of Zero:	mi re +1	ess than 30 icrovolts per °C eferred to input 100 microvolts er °C referred to atput.
	Temperature Coefficient of Gain:		ess than 0.005% er °C.
1.5	General Performance Specification	ns	
1.5.1	Number of Channels		
	Any number of channels up to 32	cań be	accommodated
	by the AD01-D. Expansion to 64	channe	ls is possible.s
	with the addition of another 194	13 rack	•
			ODE NUMBER REV
		A	SP ADOT-D-10 9 OF 22

ENGIN	EERING SPECIFICATION GET CONTINUATION SHEET						
TITLE	AD01-D Specifications						
1.5.2	System Speed						
	The AD01-D conversion time is 22usec +lusec including						
	response to new channel and gain selection. This time						
	is measured from the initiation of new gain and channel						
	address information or the setting of the A/D start bit						
	in the control & status register. The conversion period						
	is terminated by the done pulse, which sets the done bit.						
	Conversion time with AH05 is 29usec +lusec.						
1.5.3	Input Specifications						
1.5.3.1	Configuration: Single-Ended						
1.5.3.2	Input Impedance						
	Greater than 1,000 megohms in parallel with less than						
	20pF.						
1.5.3.3	System Accuracy						
	0.1% of full scale +12LSB						
1.5.3.4	<u>Gain</u>						
	Gains of 1, 2, 4 and 8 are selectable by program control.						
1.5.3.5	Gain Accuracy						
	<u>+</u> 0.05%						
1.5.3.6	Input Voltage						
	0 to 10 volts, 5 volts, 2.5 volts, and 1.25 volts.						
	These ranges are unipolar and positive on the basic						
	SIZE CODE NUMBER REV						
	A SP AD01-D-10 SHEET 10 OF 22						

ENGINEERING SPECIFICATION of in the CONTINUATION SHEET TITLE AD01-D Specifications AD01-D and are bipolar two's complement on the AD01-D with sign and magnitude option. Noise 1.5.4 The peak-to-peak noise including both line frequency and random components is less than 0.2 LSP on the 10 volt and 5 volt ranges, less than 0.4 LSB on the 2.5 volt range, and less than 0.8 LSB on the 1.25 volt range. These figures are to 99.7% confidence. When sample and hold is included, increase these figures by 20%. 1.5.5 Zero Offset Adjustable to zero. Calibrated for first switching point at $+\frac{1}{2}$ LSB. 1.5.6 Resolution One part in 1.024 of full scale (9.8mv). SPECIFICATIONS OF VENDOR-SUPPLIED EQUIPMENT 2.0 Regulated DC analog power supply H727A. See DEC Purchase 2.1 Specification 12-03185-2. Use H727B when 230VAC input is desired. See <u>Purchase Specification 12-03185-4</u>. Regulated DC 5v logic supply H716B. See DEC Purchase Specification 30-9282. PROGRAMMING SPECIFICATIONS 3.0 Starting the Converter 3.1 In the ADO1-D a conversion can be initiated in three different ways: REV SIZE CODE NUMBER

CONTINUATION SHEET ENGINEERING SPECIFICATION distil TITLE AD01-D Specifications Set A/D start, Bit ØØ ADSC. 2) Loading MUX channel address.or imput grain we gra-However, if the External Clock is enabled the programmer must set A/D start to initiate a conversion under program control. This feature makes it possible to change gain and MUX address between External Clock pulses. It is noted here that if the error Bit(15) is set and causes an interrupt, it should not be reset until a new conversion is to be initiated as clocking any data into the upper byte of the ADCS will initiate a conversion. 3) External Clock, when enabled. Device Registers 3.2 All software control of the ADO1-D is done via two (2) register. The following presents the bit assignment within each register. All bits are read/write unless stated otherwise. Control and Status Register (ADCS=77677Ø) 3.2.1 15 14 13 12 11 16 09 08 27 66 05 01 43 02 21 44 L- START ERROR I MUX CH JEL - EXT. CLK EN.

DONE

INT

ALBERT STATE OF THE STATE OF TH

REV

NUMBER AD01-D-10

PROG. PRIORITY CONT.

GAIN SELECT

SIZE CODE

AD01-D-10

ENGIN	JEERING SI	PECIFICATION CELLED CONTINUATION SHEET
TITLE	AD01-D Spec	eifications
	Bit	Meaning and Operation
	15	ERROR - indicates device has been issued
		a start command during the time between
		start conversion and read ADDB. Cleared
		by INIT. Set by Convert Command. Cleared
		under program control upon loading new
		Gain and MUX Channel data.
	NOTE:	The main purpose of the ERROR bit is to
	indicate t	iming problems that could occur if an external
	clock is st	tarting conversions at certain intervals and
	conversions	s are being made underprogram control between
	the externa	al clock pulses.
	13-Ø8	MUX CH - Six bits to select 1 of 64
		multiplexer channels. Cleared by INIT,
		loaded under program control.
	Ø7	DONE - indicates state of converter. Reset
		by init. Set by A/D Done. Reset by
		reading ADDB. Read Only.
	Ø6	INT ENB - Will allow interrupts on A/D
		Done or Error. Cleared by INIT, set under
		program control.
		SIZE CODE NUMBER REV

ENGINEERING SPECIFICATION CONTINUATION SHEET							
TITLE	AD01-D Specifications						
	Ø5	UNUSED					
	Ø4-Ø3	GAIN SELECT - Gain select for programmable					
		gain amplifier. Loaded under program					
		control. Cleared by	INIT	•			
	Ø2 PROG-PRIORITY REQUEST - Will allow selection						
		of bus request line	under	progr	am control.		
	Bits $\emptyset 2=\emptyset$ BR7 Bit $\emptyset 2=1$ priority determined						
		by bus grant jumper	socke	t on G	736 module.		
		Cleared by INIT, set	unde	r prog	ram control.		
	Øl EXT CLK ENB - Will allow converter to be						
		controlled by extern	al in	put.	Cleared by		
		A/D Done (Write Only).				
3.2	Data Buffe	r (ADDB=776772)					
15 14 13 12 11 10 09 08 47 66 45 A4 03 A2 A1 AU SIGN BITS 10 BIT DATA							
			SIZE	CODE SP	NUMBER AD01-D-10		RE
DEC FORM	NO 16-1022	THE RESIDENCE OF THE PROPERTY	<u> </u>	SP	AD01-D-10 SHFFT 14	OF	2

ENGI	NEERING SPECIFICATION MINISTER CONTINUATION SHEET
TITLE	AD01-D Specifications
	BIT MEANING AND OPERATION
	15-1Ø SIGN - When AH05 Sign Bit option is
	installed bits will take on sign in
	two's complement. Read Only.
	$\emptyset9-\emptyset\emptyset$ <u>DATA</u> - 10 bit data word. Read Only.
3.3	Interrupt
	The converter interrupts when INT ENB=1, and DONE=1
	or ERROR=1. Both become true. Vector Address=130
3.4	Timing
	Figure 3.3 shows the timing operations within the
	AD01-D
3.5	Control
	No operator controls are included in this device.
	Any trouble shooting or calibration procedures are
	carried out by the use of the computer console.
	•
	SIZE CODE NUMBER REV
	A SP AD01=D-10

ENGINEERING SPECIFICATION CONTINUATION SHEET							
TITLE	AD01-D Specifications						
3.6	External Clock Control						
	The AD01-D contains two inputs for external control of						
	the conversion process.						
3.6.1	Ext In						
	The EXT IN signal is brought into the converter on the						
	M908 analog input module in slot A21 pins A1 and B1						
	(Bl is EXT common). Input signal conditioning is						
	provided by the M501 Schmitt Trigger circuit. The						
	upper and lower threshholds are set at 1.7 volts and 1.1						
	volts. Input signal swing is limited to ±20 volts.						
	INPUT STANDARDS						
	Signal Swing = $\pm 20V$ Loading = 2.7K ohms to $\pm 5V$ or 1.8	3ma @	GND				
3.6.2	Ext In A						
	The EXT IN A signal is brought into the converter on the						
	M908 analog input module in slot A21 pins A2 and B1						
	(Bl is EXT common). This input is T^2L compatable.						
	Triggéring is accomplished by a level change from high						
	to low or a pulse to low whose duration is equal to or						
	greater than 50 nanoseconds. The fall time of the input						
	trigger should be less than 400 nanoseconds.						
	INPUT STANDARDS						
	Signal Swing = T ² L logic levels Timing = Level - high to low fall Pulse - high to low, dur						
	_	SIZE	CODE		REV		

ENGINEERING SPECIFICATION

d righter!

CONTINUATION SHEET

TITLE AD01-D Specifications

Loading = $2\frac{1}{2}$ unit loads

External Clock Timing Considerations 3.6.3


A timing diagram is given in Figure 3.6 to show the operation of the AD01-D under external clock control. In the external mode time is not allowed for the switch gain amplifier to settle. This is done in this manner so that a conversion is initiated at the time the external signal is applied. Thus it is the responsibility of the user to allow at least 5usec for settling of the input amplifier if necessary. A logic diagram of the external clock input circuitry is provided in Figure 3.6a


> SIZE CODE NUMBER REV AD01-D-10

ENGINEERING SPECIFICATION CONTINUATION SHEET AD01-D Specifications . MUXCH NUMBER AD01-D-10 SIZE CODE REV

SHEET 18 OF 22

DEC FORM NO 16-1022 DRA 108





DEC FORM NO 16-1022

SHEET 19 OF 22

DRA 108

ENGINEERING SPECIFICATION CONTINUATION SHEET

TITLE AD01-D Specifications

BIT 14	B17 13	GAIN	FULL SCALE YOUTS
ø	ø	1	10
ø	1	2	5
1	Ø	4	2.5
1	1	8	1.25

FIG 3.1.2 GAIN SELECT

SIZE CODE NUMBER REV
A SP AD01-D-10

ENGINEERING SPECIFICATION die **CONTINUATION SHEET** TITLE AD01-D Specifications Analog-Channel Input Pin Assignment Channel Number Input Pin <u>Decimal</u> <u>Octal</u> Connection <u>Gnd</u> 00 00 A21B2 A21C2 01 01 A21C1 A21D1 A21E2 02 02 A21D2 A21F1 03 03 A21E1 A21H2 04 04 A21F2 05 05 A21H1 A21J1 A21K2 06 06 A21J2 07 07 A21K1 A21L1 A21M2 80 10 A21L2 A21N1 09 11 A21Ml A21P2 10 12 A21N2 A21R1 13 11 A21P1 A21S2 12 14 A21R2 A21T1 13 15 A21S1 A21U2 14 .16 A21T2 A21V1 15 17 A21U1 B21C2 16 20 B21B2 B21D1 17 21 B21C1 B21E2 18 22 B21D2 B21F1 19 23 B**21E1** B21H2 20 24 B21F2 21 25 B21J1 B21H1 B21K2 22 26 B21U2 B21L1 23 27 B21K1 B21M2 24 30 B21L2 B21N1 25 31 B21M1 B21P2 26 32 B21N2 B21R1 27 33 B21P1 B21S2 28 34 B21R2 B21T1 29 35 B21S1 B21U2 30 36 B21T2 B21V1 B21U1 31 37 SIZE CODE NUMBER AD01-D-10 REV

DEC FORM NO 16-1022 DRA 108 SHEET 21 OF 22

DEC FORM NO 16-1022 DRA 108 SHEET 22 OF 22