

digital

SYSTEM
MAINTENANCE GUIDE



VAX11
780



VAX-11/780 SYSTEM MAINTENANCE GUIDE

digital

Copyright © 1978 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DIGITAL	DECsystem 10	MASSBUS
DEC	DECSYSTEM-20	OMNIBUS
PDP	D-BOL	OS-8
DECUS	ENUSYSTEM	RSTS
UNIBUS	VAX	RSA
	VMS	IAS

CONTENTS

SECTION 1 INTRODUCTION

Introduction	1-3
VAX-11/780 Hardware Manuals	1-4
VAX-11/780 Peripheral Manuals	1-5
VAX-11/780 Software Documentation	1-6

SECTION 2 ARCHITECTURE

Data Types	2-2
Summary of Addressing Modes	2-3
Special Register Usage	2-5
VAX-11 Instruction Set by Opcode	2-6
VAX-11 Instruction Operand Specifier Notation	2-7
VAX-11 Instruction Set	2-8
Branch Conditions	2-26
VAX-11/780 Processor Register Addresses	2-27
VAX-11/780 Processor Register Bit Configurations	2-28
System Control Block	2-36
Process Control Block	2-38
Protection Codes	2-39
Interrupt Priority Requests	2-40
Exception Conditions	2-41
Virtual and Physical Address Relationship	2-42
Virtual and Physical Address Space	2-43
Page Table Formats and Page Table Entry Format	2-44
Example of Page Frame Allocation (Relocation)	2-45
Virtual and Physical Address Formats	2-46
Virtual Pages Mapped to Physical Space	2-47
System Virtual to Physical Address Translation Scheme	2-48
System Virtual to Physical Address Translation, Example	2-49
Process Virtual to Physical Address Translation Scheme	2-50

CONTENTS (Continued)

Process Virtual to Physical Address Translation, Example	2-51
Address Calculation for a TB Hit During a Miss Microtrap	2-52
Address Calculation for a TB Miss During a Miss Microtrap	2-53

SECTION 3 **HARDWARE BLOCK DIAGRAMS AND REGISTER BIT CONFIGURATIONS**

VAX-11/780 General Block Diagram	3-2
CPU Block Diagram	3-3
Data Path Block Diagram	3-4
Instruction Decode Block Diagram	3-5
Instruction Buffer Block Diagram	3-6
PROM Control Store (PCS) Block Diagram	3-7
Writable Control Store (WCS) Block Diagram	3-8
SBI Control Low Bits (SBL) Block Diagram	3-9
SBI Control High Bits (SBH) Block Diagram	3-10
Cache Data Matrix Block Diagram	3-11
Cache Address Matrix Block Diagram	3-12
Translation Buffer Data Matrix Block Diagram	3-13
Translation Buffer Address Matrix Block Diagram	3-14
Clock Module Block Diagram	3-15
Microsequencer Block Diagram	3-16
Floating Point Accelerator Block Diagram	3-17
Console Subsystem Configuration	3-18
Console Interface Board Block Diagram	3-19
ID Bus Map	3-20
ID Bus Register Bit Configurations	3-26
QBus Signal Description	3-50
QBus Registers (lower)	3-53
QBus Registers (upper)	3-54
SBI Configuration	3-55
SBI Parity Field Configuration	3-56

CONTENTS (Continued)

SBI Field Description	3-57
SBI I/O Register Addressing	3-59
SBI Information Transfer Formats	3-60
SBI Faults	3-61
SBI Signals, Backplane Pins	3-62
Memory Block Diagram, Part 1	3-63
Memory Block Diagram, Part 2	3-64
Memory I/O Data Logic	3-65
Memory Configuration Register A	3-66
Memory Configuration Register B	3-67
Memory Configuration Register C	3-68
UBA (DW780) Block Diagram	3-69
UBA Address Space and C/A Format	3-70
SBI to Unibus Control Address Translation	3-71
Unibus to SBI Address Translation	3-72
Simplified Flow of Major Control Functions within the UBA	3-73
UBA Registers	3-74
UBA Configuration Register, Bit Configuration	3-74
UBA Control Register, Bit Configuration	3-74
UBA Status Register, Bit Configuration	3-75
UBA Diagnostic Control Register, Bit Configuration	3-75
UBA Failed Map Entry Register, Bit Configuration	3-76
UBA Failed Unibus Address Register, Bit Configuration	3-76
UBA Buffer Selection Verification Register, Bit Configuration	3-76
UBA BR Receive Vector Register, Bit Configuration	3-77
UBA Data Path Register, Bit Configuration	3-77
UBA Map Register, Bit Configuration	3-77
Unibus Configuration	3-78
Unibus Signal Description	3-79

CONTENTS (Continued)

Standard and Modified Unibus Pin Assignments	3-81
Addresses and Vectors for Unibus Devices	3-83
RK611 Register Contents	3-83
DZ11 Register Contents	3-86
MBA (RH780) Block Diagram	3-87
MBA Register Address Offsets	3-89
MBA Registers	3-90
MBA Configuration/Status Register, Bit Configuration	3-90
MBA Control Register, Bit Configuration	3-90
MBA Status Register, Bit Configuration	3-91
MBA Virtual Address Register, Bit Configuration	3-91
MBA Byte Counter Register, Bit Configuration	3-92
MBA Diagnostic Register, Bit Configuration	3-92
MBA Map Register, Bit Configuration	3-92
Massbus Disk Drive Register Address Calculation Chart	3-93
RPC5/RPC6 Register Contents	3-94
RM03 Register Contents	3-95
TM03 Register Contents	3-98
Massbus Signal Cable Pin Assignments	3-98

SECTION 4 CONFIGURATION/JUMPERS

Module Utilization Chart	4-2
KA780 TR, SYS.ID Register Jumpers	4-3
KA780 WCS Jumpers	4-4
MS780 Configuration for REV H Backpanel	4-5
Memory Array Addresses	4-6
Memory Syndrome Bit Decoding Chart	4-7
DW780 (UEA) Backpanel Jumper Configuration	4-8
RH780 (MBA) Backpanel Jumper Configuration	4-8
KD11-F Module Jumper Configuration	4-10
MSV-11B Module Jumper Configuration	4-11

CONTENTS (Continued)

MS400-YE Cable Connections	4-12
DLV11 Jumper Configuration	4-13
DLV11-E Jumper Configuration	4-14

SECTION 5 MICROPROCESSOR

Control Store Field Map	5-2
Microcode Routines which Support Console Software, Starting Addresses	5-3
Microcode Branch Enable Functions	5-4
Microtrap Vectors	5-6
How to Read the Microcode	5-7
VAX-11/780 Microcode, Control ROM Field Definitions	5-10
VAX-11/780 Microcode, Memory Control Functions	5-18
VAX-11/780 System Microcode Macros	5-19
FPA Control ROM Field Definitions	5-44

SECTION 6 TROUBLESHOOTING TOOLS/ DIAGNOSTICS

Console Help File	6-2
Console Abbreviation Rules	6-5
Console-Remote Access Help File	6-7
Microdebugger Help File	6-8
Error Message Help File	6-10
V Bus Channel Configuration	6-13
V Bus Directory	6-14
Explanation of Version Numbers for Console Booting	6-26
VAX-11/780 Microcode Machine Check Error Logout	6-27
Double Error Halt	6-29
Microdiagnostics Run, Console Terminal Output	6-30

CONTENTS (Continued)

Load and Run Stand-Alone Macrodiagnostics (off-line)	6-31
Load and Run Macrodiagnostics Under VMS (on-line)	6-32
Microdiagnostic Monitor Commands	6-33
Microdiagnostic Pseudo Instruction	6-40
Microdiagnostics Control ROM Field Definitions	6-52
Diagnostic Supervisor Commands	6-94

SECTION 7 SYSTEM OPERATION


VMS Boot Procedure	7-2
Use of Filex to Transfer Diagnostic Files	7-6
Terminal Function Keys	7-7
Commands for Terminal Communication and Control	7-8
Commands for File Manipulation	7-9
Commands for Device Handling	7-11
Commands for Program Development and Control	7-12
Commands for Command Procedures and Batch Jobs	7-14
UETP Operating Instruction Summary	7-15
Printing the Error Log File	7-20

SECTION 8 CONVERSION TABLES AND INTEGRATED CIRCUIT DIAGRAMS


Hex Adder	8-2
Hex Subtractor	8-3
Hex/Decimal Conversion	8-4
Hex/Octal Conversion	8-5
Octal/Decimal Conversion	8-6
Hexadecimal/ASCII Conversion	8-7
25S10 Four Bit Shifter Chip with Tristate Output	8-8
26S10 Bus Transceiver Chip	8-9

CONTENTS (Continued)

74LS181 ALU Chip	8-10
74182 Look Ahead Carry Chip	8-11
74LS670 4 X 4 Register File Chip	8-12
82S23, 82S123 256 Bit Bipolar PROM Chip	8-13
85S65 84 Bit Edge Triggered D Type Register File Chip with Tristate Outputs	8-14
DEC 8646 4 Bit Tristate Backplane Interconnect Transceiver Chip	8-15
93406 1024 Bit ROM Chip	8-16
9403 FIFO Buffer Chip	8-17
DC101 Arbitrator Chip	8-18
DC003 Interrupt Chip	8-21
DC004 Protocol Chip	8-22
DC005 Transceiver Chip	8-23



SECTION 1
INTRODUCTION



INTRODUCTION

This handbook is designed as a single source summary of troubleshooting, maintenance, operation, and programming information on the VAX-11/780 computer system. The materials provided condense the detailed information available in the hardware and software manual sets, the print sets, and program listings. The handbook will serve as a quick reference for Digital field service, manufacturing, training, and engineering personnel.

The materials included consist of tables, lists, listings, diagrams, and procedures. This format assumes that readers are familiar with the VAX-11/780 system and the nomenclature and notations.

For explanations of these materials and for further details on the VAX-11/780 system, see the VAX-11/780 Microfilm Library and the items listed in the following three tables.

Hard copy manuals can be ordered from:

Digital Equipment Corporation
446 Main Street
Bedford, MA 01501
Print Printing and Circulation Services (2002/MS)
Customer Services Section

For information concerning microfilm libraries, contact:

Digital Equipment Corporation
Micropublishing Group
Crosby Drive
Bedford, MA

VAX-11/780 HARDWARE MANUALS

Document Title	Control Number	Form
VAX-11/780 Power System Technical Description	EX-PP780-TR-001	Fiche
VAX-11/780 System Installation Manual	EX-SP980-1R-001	Hard copy
DS90C Diagnostic System User's Guide	EX-DS90C-UG-001	Hard copy
DS70C Diagnostic System Technical Description	EX-DS70C-TD-001	Fiche
XP780 Floating Point Processor Technical Description	EX-XP780-TD-001	Fiche
RRP04/XP06 Subsystem Technical Description	EX-RRP06-TD-001	Fiche
VAX-11/780 Control Processor Technical Description	EX-KA780-TD-001	Fiche
VAX-11/780 Memory System Technical Description	EX-MS780-TD-001	Fiche
TM780 Teletype System Technical Description	EX-TM780-TD-001	Fiche
KU780 Console Interface Technical Description	EX-KU780-TD-001	Fiche
VAX-11/780 Software Handbook	EX78126	Hard copy
VAX-11/780 Architecture Handbook	EX78166	Hard copy

VAX-11/780 PERIPHERAL MANUALS

Document Title	Control Number	Form
LA25/LA25 DECwriter II User's Manual	KK-LA25-0F-002	Hard copy
VT-52 DECscope Maintenance Manual	TY-VT52-NR-001	Hard copy
RK03 Disk Subsystem User's Manual	EX-RK03-0C-001	hard copy
RPH3/RPH3 DEC Disk Storage Drive Technical Manual	BR-2012 67-01/01.70-01	Hard copy
0615/1615w/1615M DECtape Transport Maintenance Manual	EX-07E16-fx-001	hard copy
RX01/RX11 Floppy Disk Maintenance Manual	KK-RX01-RN-002	Hard copy
LE1-11, PDD-11/03 User's Manual	KK-LE11-TN-001	Hard copy
LP11/LP11/LA11 Line Printer User's Manual	KK-LP11-0U-001	Hard copy
CR11/CN11 Card Reader System Manual	KK-CR11-TN-004	Hard copy
LA100 DEC Printer Maintenance Manual	KK-LA100-RN-002	Hard copy
DEC II Peripherals Handbook	TR05950	Hard copy

VAX-11/380 SOFTWARE DOCUMENTATION

VOLUME	DOCUMENT TITLE	DOC ORDER NUMBER
VOLUME 1A System Reference	VAX/VMS Basics	AA-00300-01
	VAX/VMS Summary Description	AA-00310-12
	VAX/VMS Introduction Directory	AA-00310-18
	VAX/VMS Release Notes	AA-00350-06
	VAX-11 Software Installation Guide	AA-00710-15
	VAX/VMS System Service Reference Manual	AA-00110-12
VOLUME 1B System Reference	VAX/VMS Command Language Basics Guide	AA-00310-18
	VAX-11 Linker Reference Manual	AA-00110-12
	VAX-11 Symbolic Debugger Reference Manual	AA-00210-15
VOLUME 1C System Reference	VAX-11/RSX-11M Programming Reference Manual	AA-00310-12
	VAX-11/RSX-11M User's Guide	AA-00200-08
	VAX-11 MACRO Language Reference Manual	AA-00710-15
	VAX-11 MACRO User's Guide	AA-00310-12
VOLUME 2A System Reference	VAX-11 Common Routine Procedure Library Reference Manual	AA-00360-06
	VAX-11 Test Writing Reference Manual	AA-00710-15

VAX-11/780 SOFTWARE DOCUMENTATION


VOLUME 2B System Procedures	VAX/VMS Operator's Guide	AA-0021A-TB
	VAX/VMS System Manager's Guide	AA-0022A-TB
	VAX/VMS System Messages and Recovery Procedures Manual	AA-0017A-TB
	VAX/VMS DUMP User's Guide	AA-0071A-TB
VOLUME 3 VAX/VMS L/O	VAX/VMS L/O User's Guide	AA-0020A-TB
	Introduction to VAX-11 Record Management Services	AA-0028A-TB
	VAX-11 Record Management Services Reference Manual	AA-0013A-TB
VOLUME 4 VMS 11/ LDR	VAX/VMS-11M VMS-11 KACHO User's Guide's Reference Manual	AA-0002A-TC
	Introduction to RMS-11	AA-0001A-TC
	RMS-11M RMS-11 Utilities User's Guide	AA-0003A-TC
VOLUME 5A Options Software	VAX-11 RMS-11M TR-FMS Language Reference Manual	AA-0004A-TC
	VAX-11 RMS-11M TR-FMS User's Guide	AA-0005A-TB

VAX-11/780 SOFTWARE DOCUMENTATION

VOLUME 40 Optional Software	PDP-11 FORTRAN Language Reference Manual	DEC-11-FORAN R U
EQUJVAL TV	PDP-11 FORTRAN Language Reference Manual Update Section No. 1	DEC-11-EQUJVAL-C-DE1
	IBM-ASX-11 FORTRAN TV User's Guide	DEC-11-IBMFORAN D U
VOLUME 50 Optional Software	FOR-11 FORTRAN Language Reference Manual	AA-1743D-TC
	FOR-11 FORTRAN User's Guide	AA-1737C-TC
FORTRAN	FOR-11 FORTRAN Pocket Guide	AA-1740C-TC
VOLUME 51	BASIC PLUS 2 Language Reference Manual	AA-0135A-TC
BASIC PLUS 2	BASIC PLUS-2 FOR-11X/11AS User's Guide	AA-0137A-TC
VOLUME 58 Optional Software	DIGITAL-VAX System Manager's Book	AA-0902A-TC
DECnet	DIGITAL-VAX User's Guide	AA-0903A-TC
VOLUME 59 Optional Software	User's Guide to DSCARD, LSP, and LSCARD	AA-0742A-TC
DATAFILEVT		

SECTION 2
ARCHITECTURE

DATA TYPES



DATA TYPE	LENGTH	FIELD
DATE	5 BITS	DATE
TIME	10 BITS	TIME
MONTH	4 BITS	MONTH
DAY	4 BITS	DAY
HOUR	4 BITS	HOUR
MINUTE	6 BITS	MINUTE
SECOND	6 BITS	SECOND
DOUBLE FLOAT	24 BITS	DOUBLE FLOAT
DOUBLE FLOAT (with exponent)	32 BITS	DOUBLE FLOAT (with exponent)
DOUBLE FLOAT (with exponent and sign)	36 BITS	DOUBLE FLOAT (with exponent and sign)
DOUBLE FLOAT (with exponent and sign, and mantissa)	48 BITS	DOUBLE FLOAT (with exponent and sign, and mantissa)
DOUBLE FLOAT (with exponent and sign, and mantissa, and scale)	56 BITS	DOUBLE FLOAT (with exponent and sign, and mantissa, and scale)
DOUBLE FLOAT (with exponent and sign, and mantissa, and scale, and base)	64 BITS	DOUBLE FLOAT (with exponent and sign, and mantissa, and scale, and base)

SUMMARY OF ADDRESSING MODES

Y 6 5 4 2 1 0		DECIMAL EXPONENT ADDRESSING										
		Dec	Name	Assembler	Y	6	5	4	2	1	0	Comments
0 0	Literal	3 4	literal	*(*) Literal	Y	Y	Y	Y	Y	Y	Y	L
4	30	5	immed	3 (30)	Y	Y	Y	Y	Y	Y	Y	
5	30	6	register	Rn	Y	Y	Y	Y	Y	Y	Y	
6	30	6	register selected	Rn2	Y	Y	Y	Y	Y	Y	Y	
7	30	7	address word	(Rn)	Y	Y	Y	Y	Y	Y	Y	RA
8	30	6	address word	Rn2	Y	Y	Y	Y	Y	Y	Y	RA
9	30	8	address word	deferred	Y	Y	Y	Y	Y	Y	Y	RA
4	30	8	byte displacement	*(*) (30)	Y	Y	Y	Y	Y	Y	Y	
6	30	11	byte displacement	deferred	Y	Y	Y	Y	Y	Y	Y	
7	30	7	word displacement	*(*) (30)	Y	Y	Y	Y	Y	Y	Y	
8	30	11	word displacement	deferred	Y	Y	Y	Y	Y	Y	Y	
8	30	10	longword displacement	*(*) (30)	Y	Y	Y	Y	Y	Y	Y	
9	30	10	longword displacement	deferred	Y	Y	Y	Y	Y	Y	Y	

ADDRESSING MODES

		Op	Scale	Address	W	H	B	F	W	D	Unusable
1	W	4	immediate	PC + offset	x	x	x	x			x
4	W	4	absolute	#address	x	x	x	x			x
4	W	11	byte relative	PC + offset	x	x	x	x			x
4	W	11	byte relative deferred	PC + offset	x	x	x	x			x
8	W	11	word relative	PC + offset	x	x	x	x			x
8	W	11	word relative deferred	PC + offset	x	x	x	x			x
8	W	14	forward relative	PC + offset	x	x	x	x			x
8	W	14	backward relative deferred	PC + offset	x	x	x	x			x

x - Unpredictable
 - - - - - Unpredictable addressing mode
 - - - - - Unpredictable
 F - Forward of branching mode fault
 W - Unusable when floating point
 D - Unpredictable
 W - Unpredictable for word and double (and field if possible + vice versa) than 10
 D - Unpredictable for double (and field if possible) and up base register
 F - PC, always valid address, if word
 x - word access
 - - - - - half access
 - - - - - byte access
 - - - - - byte access
 - - - - - address access
 - - - - - field access

SPECIAL REGISTER USAGE

Register	Hardware Use	Conventional Software Use
R0	Result of POPS, OPS; length counter in character & decimal instructions	Result of functions, status of services (not used or restored on procedure call)
R1	Result of POPS; address counter in character & decimal instructions	Result of functions (not saved or restored on procedure call)
R2, R4	Length counter in character & decimal instructions	any
R3, R5	Call or count in character & decimal instructions	any
R6-R11	None	any
R7 (R12)	Argument pointer saved & loaded by CALL, restored by RET	Argument pointer (base address of argument list)
R8 (R13)	Frame pointer saved & loaded by CALL, saved & restored by RET	Frame pointer; condition signalling
R9 (R14)	Stack pointer	Stack pointer
R10 (R15)	Program counter	Program counter

Op- Code	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1 0000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
2 0001	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
3 0002	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
4 0003	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
5 0004	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
6 0005	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
7 0006	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
8 0007	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
9 0008	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
10 0009	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
11 0010	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
12 0011	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
13 0012	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
14 0013	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
15 0014	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
16 0015	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
17 0016	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
18 0017	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
19 0018	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
20 0019	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
21 0020	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
22 0021	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
23 0022	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
24 0023	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
25 0024	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
26 0025	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
27 0026	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
28 0027	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
29 0028	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
30 0029	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000
31 0030	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000

VAX-11 INSTRUCTION OPERAND SPECIFIER NOTATION

OPERAND SPECIFIERS ARE DESCRIBED IN THE FOLLOWING MANNER:

(NAME>.CALCULATED TYPE<DATA TYPE>

1. NAME --- SUGGESTIVE NAME FOR OPERAND IN THE CONTEXT OF THE INSTRUCTION
2. ACCESS TYPE --- LETTER DESCRIBING OPERAND SPECIFIER ACCESS TYPE.
 - A - CALCULATE THE EFFECTIVE ADDRESS OF THE SPECIFIED OPERAND. ADDRESS IS RETURNED IN A LONGWORD WITHIN THE ACTUAL INSTRUCTION OPERAND. CONTENT OF ADDRESS CALCULATION IS GIVEN BY DATA TYPE.
 - B - NO OPERAND REFERENCE. USUALLY SPECIFIED IN A BRANCH DISPLACEMENT. BASE OF BRANCH DISPLACEMENT IS GIVEN BY DATA TYPE.
 - V - OPERAND IS READ, ESSENTIALLY POSITIVE AND PRINTED. THIS IS NOT AN INDIVISIBLE MEMORY OPERATION.
 - R - OPERAND IS READ ONLY.
 - M - OPERAND IS WRITE ONLY.
3. DATA TYPE IS A LETTER DENOTING THE DATA TYPE OF THE OPERAND:
 - B - BYTE
 - J - DOUBLE FLOATING
 - F - FLOATING
 - L - LONG WORD
 - Q - QUAD WORD
 - W - WORD

VAX-11 INSTRUCTION SET

INSTRUCTION	U	S	D	7	V
1. AND R1, R2, ANDI, #N R1 ← R2 ANDI #N	00000	0000	0000	00000	0
2. OR R1, R2, ORI, #N R1 ← R2 ORI #N	00001	0000	0000	00001	0
3. AND R1, R2, R3, ANDI, #N R1 ← R2 ANDI R3 ANDI #N	00010	0000	0000	00010	0
4. OR R1, R2, R3, ORI, #N R1 ← R2 ORI R3 ORI #N	00011	0000	0000	00011	0
5. AND R1, R2, R3, AND, #N R1 ← R2 AND R3 AND #N	00100	0000	0000	00100	0
6. OR R1, R2, R3, OR, #N R1 ← R2 OR R3 OR #N	00101	0000	0000	00101	0
7. AND R1, R2, R3, AND, R4 R1 ← R2 AND R3 AND R4	00110	0000	0000	00110	0
8. OR R1, R2, R3, OR, R4 R1 ← R2 OR R3 OR R4	00111	0000	0000	00111	0
9. AND R1, R2, R3, AND, R4, #N R1 ← R2 AND R3 AND R4 AND #N	01000	0000	0000	01000	0
10. OR R1, R2, R3, OR, R4, #N R1 ← R2 OR R3 OR R4 OR #N	01001	0000	0000	01001	0
11. AND R1, R2, R3, AND, #N, #N R1 ← R2 ANDI #N ANDI #N	01010	0000	0000	01010	0
12. OR R1, R2, R3, ORI, #N, #N R1 ← R2 ORI #N ORI #N	01011	0000	0000	01011	0
13. AND R1, R2, R3, AND, R4, #N R1 ← R2 AND R3 AND R4 AND #N	01100	0000	0000	01100	0
14. OR R1, R2, R3, OR, R4, #N R1 ← R2 OR R3 OR R4 OR #N	01101	0000	0000	01101	0
15. AND R1, R2, R3, AND, #N, R4 R1 ← R2 ANDI #N AND R3 AND R4	01110	0000	0000	01110	0
16. OR R1, R2, R3, ORI, #N, R4 R1 ← R2 ORI #N OR R3 OR R4	01111	0000	0000	01111	0
17. AND R1, R2, R3, AND, R4, R5 R1 ← R2 AND R3 AND R4 AND R5	10000	0000	0000	10000	0
18. OR R1, R2, R3, OR, R4, R5 R1 ← R2 OR R3 OR R4 OR R5	10001	0000	0000	10001	0
19. AND R1, R2, R3, AND, #N, R4, R5 R1 ← R2 ANDI #N AND R3 AND R4 AND R5	10010	0000	0000	10010	0
20. OR R1, R2, R3, ORI, #N, R4, R5 R1 ← R2 ORI #N OR R3 OR R4 OR R5	10011	0000	0000	10011	0
21. AND R1, R2, R3, AND, R4, #N, R5 R1 ← R2 AND R3 AND R4 AND #N AND R5	10100	0000	0000	10100	0
22. OR R1, R2, R3, OR, R4, #N, R5 R1 ← R2 OR R3 OR R4 OR #N OR R5	10101	0000	0000	10101	0
23. AND R1, R2, R3, AND, R4, R5, #N R1 ← R2 AND R3 AND R4 AND R5 AND #N	10110	0000	0000	10110	0
24. OR R1, R2, R3, OR, R4, R5, #N R1 ← R2 OR R3 OR R4 OR R5 OR #N	10111	0000	0000	10111	0
25. AND R1, R2, R3, AND, #N, R4, R5, #N R1 ← R2 ANDI #N AND R3 AND R4 AND #N	11000	0000	0000	11000	0
26. OR R1, R2, R3, ORI, #N, R4, R5, #N R1 ← R2 ORI #N OR R3 OR R4 OR #N	11001	0000	0000	11001	0
27. AND R1, R2, R3, AND, R4, R5, #N, #N R1 ← R2 AND R3 AND R4 AND R5 AND #N AND #N	11010	0000	0000	11010	0
28. OR R1, R2, R3, OR, R4, R5, #N, #N R1 ← R2 OR R3 OR R4 OR R5 OR #N OR #N	11011	0000	0000	11011	0
29. AND R1, R2, R3, AND, #N, R4, R5, R6 R1 ← R2 ANDI #N AND R3 AND R4 AND R5 AND R6	11100	0000	0000	11100	0
30. OR R1, R2, R3, ORI, #N, R4, R5, R6 R1 ← R2 ORI #N OR R3 OR R4 OR R5 OR R6	11101	0000	0000	11101	0
31. AND R1, R2, R3, AND, R4, R5, #N, R6 R1 ← R2 AND R3 AND R4 AND R5 AND #N AND R6	11110	0000	0000	11110	0
32. OR R1, R2, R3, OR, R4, R5, #N, R6 R1 ← R2 OR R3 OR R4 OR R5 OR #N OR R6	11111	0000	0000	11111	0
33. AND R1, R2, R3, AND, #N, R4, R5, R6, #N R1 ← R2 ANDI #N AND R3 AND R4 AND R5 AND #N AND R6	00000	0000	0000	00000	0
34. OR R1, R2, R3, ORI, #N, R4, R5, R6, #N R1 ← R2 ORI #N OR R3 OR R4 OR R5 OR #N AND R6	00001	0000	0000	00001	0

INSTRUCTION	C	OPERAND TYPE	A
AD ADDL 320, 3, 3, 3	L320	R320	3
A ADDL 320, 3, 3, 3	R320	L320	3
AN ANDL 320, 3, 3, 3	L320	R320	3
AS ASHL 320, 3, 3, 3	L320	R320	3
CD CDBL 320, 3, 3, 3	L320	R320	3
CS CSDBL 320, 3, 3, 3	L320	R320	3
L LDBL 320, 3, 3, 3	L320	R320	3
M MUL 320, 3, 3, 3	L320	R320	3
S SDBL 320, 3, 3, 3	L320	R320	3
B BDBL 320, 3, 3, 3	L320	R320	3
D DBL 320, 3, 3, 3	L320	R320	3
E EDBL 320, 3, 3, 3	L320	R320	3
F FDBL 320, 3, 3, 3	L320	R320	3
G GDBL 320, 3, 3, 3	L320	R320	3
H HDBL 320, 3, 3, 3	L320	R320	3
I IDBL 320, 3, 3, 3	L320	R320	3
J JDBL 320, 3, 3, 3	L320	R320	3
K KDBL 320, 3, 3, 3	L320	R320	3
L LDBL 320, 3, 3, 3	L320	R320	3

VAX-11 INSTRUCTION SET

OPERATION	R	A	F	C
15. FPC FPCNDR (R) AND (A)	1	2	3	
16. FPC ADDNDR (R) AND (A)	1	2	3	
17. ADD (R) AND (A)	1	2	3	
18. SUB (R) AND (A)	1	2	3	
19. MUL (R) AND (A)	1	2	3	
20. DIV (R) AND (A)	1	2	3	
21. AND (R) AND (A)	1	2	3	
22. OR (R) AND (A)	1	2	3	
23. XOR (R) AND (A)	1	2	3	
24. SHL (R) AND (A)	1	2	3	
25. SHR (R) AND (A)	1	2	3	
26. SHL (R) AND (A)	1	2	3	
27. SHL (R) AND (A)	1	2	3	
28. SHL (R) AND (A)	1	2	3	
29. SHL (R) AND (A)	1	2	3	
30. SHL (R) AND (A)	1	2	3	
31. SHL (R) AND (A)	1	2	3	
32. SHL (R) AND (A)	1	2	3	
33. SHL (R) AND (A)	1	2	3	
34. SHL (R) AND (A)	1	2	3	
35. SHL (R) AND (A)	1	2	3	
36. SHL (R) AND (A)	1	2	3	
37. SHL (R) AND (A)	1	2	3	
38. SHL (R) AND (A)	1	2	3	
39. SHL (R) AND (A)	1	2	3	
40. SHL (R) AND (A)	1	2	3	
41. SHL (R) AND (A)	1	2	3	
42. SHL (R) AND (A)	1	2	3	
43. SHL (R) AND (A)	1	2	3	
44. SHL (R) AND (A)	1	2	3	
45. SHL (R) AND (A)	1	2	3	
46. SHL (R) AND (A)	1	2	3	
47. SHL (R) AND (A)	1	2	3	
48. SHL (R) AND (A)	1	2	3	
49. SHL (R) AND (A)	1	2	3	
50. SHL (R) AND (A)	1	2	3	
51. SHL (R) AND (A)	1	2	3	
52. SHL (R) AND (A)	1	2	3	
53. SHL (R) AND (A)	1	2	3	
54. SHL (R) AND (A)	1	2	3	
55. SHL (R) AND (A)	1	2	3	
56. SHL (R) AND (A)	1	2	3	
57. SHL (R) AND (A)	1	2	3	
58. SHL (R) AND (A)	1	2	3	
59. SHL (R) AND (A)	1	2	3	
60. SHL (R) AND (A)	1	2	3	
61. SHL (R) AND (A)	1	2	3	
62. SHL (R) AND (A)	1	2	3	
63. SHL (R) AND (A)	1	2	3	
64. SHL (R) AND (A)	1	2	3	
65. SHL (R) AND (A)	1	2	3	
66. SHL (R) AND (A)	1	2	3	
67. SHL (R) AND (A)	1	2	3	
68. SHL (R) AND (A)	1	2	3	
69. SHL (R) AND (A)	1	2	3	
70. SHL (R) AND (A)	1	2	3	
71. SHL (R) AND (A)	1	2	3	
72. SHL (R) AND (A)	1	2	3	
73. SHL (R) AND (A)	1	2	3	
74. SHL (R) AND (A)	1	2	3	
75. SHL (R) AND (A)	1	2	3	
76. SHL (R) AND (A)	1	2	3	
77. SHL (R) AND (A)	1	2	3	
78. SHL (R) AND (A)	1	2	3	
79. SHL (R) AND (A)	1	2	3	
80. SHL (R) AND (A)	1	2	3	
81. SHL (R) AND (A)	1	2	3	
82. SHL (R) AND (A)	1	2	3	
83. SHL (R) AND (A)	1	2	3	
84. SHL (R) AND (A)	1	2	3	
85. SHL (R) AND (A)	1	2	3	
86. SHL (R) AND (A)	1	2	3	
87. SHL (R) AND (A)	1	2	3	
88. SHL (R) AND (A)	1	2	3	
89. SHL (R) AND (A)	1	2	3	
90. SHL (R) AND (A)	1	2	3	
91. SHL (R) AND (A)	1	2	3	
92. SHL (R) AND (A)	1	2	3	
93. SHL (R) AND (A)	1	2	3	
94. SHL (R) AND (A)	1	2	3	
95. SHL (R) AND (A)	1	2	3	
96. SHL (R) AND (A)	1	2	3	
97. SHL (R) AND (A)	1	2	3	
98. SHL (R) AND (A)	1	2	3	
99. SHL (R) AND (A)	1	2	3	
100. SHL (R) AND (A)	1	2	3	

VAX-11 INSTRUCTION SET

INSTRUCTION	M	COMPARISON LOGIC		M
		Z	S	
26 TEST SET BIT 1 AND 2 AND AND	TEST	0	0	0
27 TEST SET ALL AND 2 AND AND	TEST	0	0	0
28 JZERO SET BIT 1 AND 2 AND NOT	AND AND NOT	1	0	0
29 TEST SET ALL AND 2 AND AND	TEST	0	0	0
30 JZERO SET BIT AND 2 AND AND	AND	1	0	0
31 TEST SET TEST AND	TEST	0	0	0
32 TEST SET TEST AND	TEST	0	0	0
33 TEST SET TEST AND	TEST	0	0	0
34 TEST SET TEST AND	TEST	0	0	0
35 TEST SET TEST AND	TEST	0	0	0
36 L AND AND AND BIT AND	AND	0	0	0
37 S AND AND AND BIT AND	AND	0	0	0
38 B AND AND AND BIT AND	AND	0	0	0
39 R AND AND AND BIT AND	AND	0	0	0
40 D AND AND AND BIT AND	AND	0	0	0
41 F AND AND AND BIT AND	AND	0	0	0
42 C AND AND AND BIT AND	AND	0	0	0
43 B AND AND AND BIT AND	AND	0	0	0
44 TEST AND AND BIT AND	AND	0	0	0
45 TEST AND AND BIT AND	AND	0	0	0

VAX-11 INSTRUCTION SET

INSTRUCTION	OPERATION	SYMBOLIC FORM	OPERANDS
00 ADDI R1, R2, #IMM	ADD IMMEDIATE TO REGISTER	R1 ← R2 + IMM	R2, IMM
01 ANDI R1, R2, #IMM	AND IMMEDIATE WITH REGISTER	R1 ← R2 AND IMM	R2, IMM
02 ORI R1, R2, #IMM	OR IMMEDIATE WITH REGISTER	R1 ← R2 OR IMM	R2, IMM
03 XORI R1, R2, #IMM	XOR IMMEDIATE WITH REGISTER	R1 ← R2 XOR IMM	R2, IMM
04 SHL R1, R2, #IMM	SHIFT LEFT REGISTER	R1 ← R2 << IMM	R2, IMM
05 SHRI R1, R2, #IMM	SHIFT RIGHT REGISTER	R1 ← R2 >> IMM	R2, IMM
06 AND R1, R2, R3	AND REGISTER WITH REGISTER	R1 ← R2 AND R3	R2, R3
07 OR R1, R2, R3	OR REGISTER WITH REGISTER	R1 ← R2 OR R3	R2, R3
08 XOR R1, R2, R3	XOR REGISTER WITH REGISTER	R1 ← R2 XOR R3	R2, R3
09 SHL R1, R2, R3	SHIFT LEFT REGISTER	R1 ← R2 << R3	R2, R3
0A SHRI R1, R2, R3	SHIFT RIGHT REGISTER	R1 ← R2 >> R3	R2, R3
0B ADD R1, R2, R3	ADD REGISTER TO REGISTER	R1 ← R2 + R3	R2, R3
0C SUB R1, R2, R3	SUBTRACT REGISTER FROM REGISTER	R1 ← R2 - R3	R2, R3
0D MUL R1, R2, R3	MULTIPLY REGISTER BY REGISTER	R1 ← R2 * R3	R2, R3
0E DIV R1, R2, R3	DIVIDE REGISTER BY REGISTER	R1 ← R2 / R3	R2, R3
0F MOD R1, R2, R3	MODULUS REGISTER BY REGISTER	R1 ← R2 MOD R3	R2, R3
10 ADD R1, R2, #IMM	ADD IMMEDIATE TO REGISTER	R1 ← R2 + IMM	R2, IMM
11 AND R1, R2, R3	AND REGISTER WITH REGISTER	R1 ← R2 AND R3	R2, R3
12 OR R1, R2, R3	OR REGISTER WITH REGISTER	R1 ← R2 OR R3	R2, R3
13 XOR R1, R2, R3	XOR REGISTER WITH REGISTER	R1 ← R2 XOR R3	R2, R3
14 SHL R1, R2, R3	SHIFT LEFT REGISTER	R1 ← R2 << R3	R2, R3
15 SHRI R1, R2, R3	SHIFT RIGHT REGISTER	R1 ← R2 >> R3	R2, R3
16 ADD R1, R2, #IMM	ADD IMMEDIATE TO REGISTER	R1 ← R2 + IMM	R2, IMM
17 AND R1, R2, R3	AND REGISTER WITH REGISTER	R1 ← R2 AND R3	R2, R3
18 OR R1, R2, R3	OR REGISTER WITH REGISTER	R1 ← R2 OR R3	R2, R3
19 XOR R1, R2, R3	XOR REGISTER WITH REGISTER	R1 ← R2 XOR R3	R2, R3
1A SHL R1, R2, R3	SHIFT LEFT REGISTER	R1 ← R2 << R3	R2, R3
1B SHRI R1, R2, R3	SHIFT RIGHT REGISTER	R1 ← R2 >> R3	R2, R3
1C ADD R1, R2, #IMM	ADD IMMEDIATE TO REGISTER	R1 ← R2 + IMM	R2, IMM
1D AND R1, R2, R3	AND REGISTER WITH REGISTER	R1 ← R2 AND R3	R2, R3
1E OR R1, R2, R3	OR REGISTER WITH REGISTER	R1 ← R2 OR R3	R2, R3
1F XOR R1, R2, R3	XOR REGISTER WITH REGISTER	R1 ← R2 XOR R3	R2, R3
20 SHL R1, R2, R3	SHIFT LEFT REGISTER	R1 ← R2 << R3	R2, R3
21 SHRI R1, R2, R3	SHIFT RIGHT REGISTER	R1 ← R2 >> R3	R2, R3
22 ADD R1, R2, #IMM	ADD IMMEDIATE TO REGISTER	R1 ← R2 + IMM	R2, IMM
23 AND R1, R2, R3	AND REGISTER WITH REGISTER	R1 ← R2 AND R3	R2, R3
24 OR R1, R2, R3	OR REGISTER WITH REGISTER	R1 ← R2 OR R3	R2, R3
25 XOR R1, R2, R3	XOR REGISTER WITH REGISTER	R1 ← R2 XOR R3	R2, R3
26 SHL R1, R2, R3	SHIFT LEFT REGISTER	R1 ← R2 << R3	R2, R3
27 SHRI R1, R2, R3	SHIFT RIGHT REGISTER	R1 ← R2 >> R3	R2, R3
28 ADD R1, R2, #IMM	ADD IMMEDIATE TO REGISTER	R1 ← R2 + IMM	R2, IMM
29 AND R1, R2, R3	AND REGISTER WITH REGISTER	R1 ← R2 AND R3	R2, R3
2A OR R1, R2, R3	OR REGISTER WITH REGISTER	R1 ← R2 OR R3	R2, R3
2B XOR R1, R2, R3	XOR REGISTER WITH REGISTER	R1 ← R2 XOR R3	R2, R3
2C SHL R1, R2, R3	SHIFT LEFT REGISTER	R1 ← R2 << R3	R2, R3
2D SHRI R1, R2, R3	SHIFT RIGHT REGISTER	R1 ← R2 >> R3	R2, R3
2E ADD R1, R2, #IMM	ADD IMMEDIATE TO REGISTER	R1 ← R2 + IMM	R2, IMM
2F AND R1, R2, R3	AND REGISTER WITH REGISTER	R1 ← R2 AND R3	R2, R3
30 OR R1, R2, R3	OR REGISTER WITH REGISTER	R1 ← R2 OR R3	R2, R3
31 XOR R1, R2, R3	XOR REGISTER WITH REGISTER	R1 ← R2 XOR R3	R2, R3
32 SHL R1, R2, R3	SHIFT LEFT REGISTER	R1 ← R2 << R3	R2, R3
33 SHRI R1, R2, R3	SHIFT RIGHT REGISTER	R1 ← R2 >> R3	R2, R3
34 ADD R1, R2, #IMM	ADD IMMEDIATE TO REGISTER	R1 ← R2 + IMM	R2, IMM
35 AND R1, R2, R3	AND REGISTER WITH REGISTER	R1 ← R2 AND R3	R2, R3
36 OR R1, R2, R3	OR REGISTER WITH REGISTER	R1 ← R2 OR R3	R2, R3
37 XOR R1, R2, R3	XOR REGISTER WITH REGISTER	R1 ← R2 XOR R3	R2, R3
38 SHL R1, R2, R3	SHIFT LEFT REGISTER	R1 ← R2 << R3	R2, R3
39 SHRI R1, R2, R3	SHIFT RIGHT REGISTER	R1 ← R2 >> R3	R2, R3
3A ADD R1, R2, #IMM	ADD IMMEDIATE TO REGISTER	R1 ← R2 + IMM	R2, IMM
3B AND R1, R2, R3	AND REGISTER WITH REGISTER	R1 ← R2 AND R3	R2, R3
3C OR R1, R2, R3	OR REGISTER WITH REGISTER	R1 ← R2 OR R3	R2, R3
3D XOR R1, R2, R3	XOR REGISTER WITH REGISTER	R1 ← R2 XOR R3	R2, R3
3E SHL R1, R2, R3	SHIFT LEFT REGISTER	R1 ← R2 << R3	R2, R3
3F SHRI R1, R2, R3	SHIFT RIGHT REGISTER	R1 ← R2 >> R3	R2, R3

INSTRUCTION	OP	OPERANDS	OPERANDS	OPERANDS
14 ADDL <i>operand</i> <i>operand</i> OP: 14	14	<i>operand</i>	<i>operand</i>	
15 ADDQ <i>operand</i> <i>operand</i> OP: 15	15	<i>operand</i>	<i>operand</i>	
16 ANDL <i>operand</i> <i>operand</i> OP: 16	16	<i>operand</i>	<i>operand</i>	
17 ANDQ <i>operand</i> <i>operand</i> OP: 17	17	<i>operand</i>	<i>operand</i>	
18 ORL <i>operand</i> <i>operand</i> OP: 18	18	<i>operand</i>	<i>operand</i>	
19 ORQ <i>operand</i> <i>operand</i> OP: 19	19	<i>operand</i>	<i>operand</i>	
20 XORL <i>operand</i> <i>operand</i> OP: 20	20	<i>operand</i>	<i>operand</i>	
21 XORQ <i>operand</i> <i>operand</i> OP: 21	21	<i>operand</i>	<i>operand</i>	
22 SHLL <i>operand</i> <i>operand</i> OP: 22	22	<i>operand</i>	<i>operand</i>	
23 SHRL <i>operand</i> <i>operand</i> OP: 23	23	<i>operand</i>	<i>operand</i>	
24 SHLL <i>operand</i> <i>operand</i> OP: 24	24	<i>operand</i>	<i>operand</i>	
25 SHRL <i>operand</i> <i>operand</i> OP: 25	25	<i>operand</i>	<i>operand</i>	
26 SHLL <i>operand</i> <i>operand</i> OP: 26	26	<i>operand</i>	<i>operand</i>	
27 SHRL <i>operand</i> <i>operand</i> OP: 27	27	<i>operand</i>	<i>operand</i>	
28 SHLL <i>operand</i> <i>operand</i> OP: 28	28	<i>operand</i>	<i>operand</i>	
29 SHRL <i>operand</i> <i>operand</i> OP: 29	29	<i>operand</i>	<i>operand</i>	
30 SHLL <i>operand</i> <i>operand</i> OP: 30	30	<i>operand</i>	<i>operand</i>	
31 SHRL <i>operand</i> <i>operand</i> OP: 31	31	<i>operand</i>	<i>operand</i>	
32 SHLL <i>operand</i> <i>operand</i> OP: 32	32	<i>operand</i>	<i>operand</i>	
33 SHRL <i>operand</i> <i>operand</i> OP: 33	33	<i>operand</i>	<i>operand</i>	
34 SHLL <i>operand</i> <i>operand</i> OP: 34	34	<i>operand</i>	<i>operand</i>	
35 SHRL <i>operand</i> <i>operand</i> OP: 35	35	<i>operand</i>	<i>operand</i>	
36 SHLL <i>operand</i> <i>operand</i> OP: 36	36	<i>operand</i>	<i>operand</i>	
37 SHRL <i>operand</i> <i>operand</i> OP: 37	37	<i>operand</i>	<i>operand</i>	
38 SHLL <i>operand</i> <i>operand</i> OP: 38	38	<i>operand</i>	<i>operand</i>	
39 SHRL <i>operand</i> <i>operand</i> OP: 39	39	<i>operand</i>	<i>operand</i>	
40 SHLL <i>operand</i> <i>operand</i> OP: 40	40	<i>operand</i>	<i>operand</i>	
41 SHRL <i>operand</i> <i>operand</i> OP: 41	41	<i>operand</i>	<i>operand</i>	
42 SHLL <i>operand</i> <i>operand</i> OP: 42	42	<i>operand</i>	<i>operand</i>	
43 SHRL <i>operand</i> <i>operand</i> OP: 43	43	<i>operand</i>	<i>operand</i>	
44 SHLL <i>operand</i> <i>operand</i> OP: 44	44	<i>operand</i>	<i>operand</i>	
45 SHRL <i>operand</i> <i>operand</i> OP: 45	45	<i>operand</i>	<i>operand</i>	
46 SHLL <i>operand</i> <i>operand</i> OP: 46	46	<i>operand</i>	<i>operand</i>	
47 SHRL <i>operand</i> <i>operand</i> OP: 47	47	<i>operand</i>	<i>operand</i>	
48 SHLL <i>operand</i> <i>operand</i> OP: 48	48	<i>operand</i>	<i>operand</i>	
49 SHRL <i>operand</i> <i>operand</i> OP: 49	49	<i>operand</i>	<i>operand</i>	
50 SHLL <i>operand</i> <i>operand</i> OP: 50	50	<i>operand</i>	<i>operand</i>	
51 SHRL <i>operand</i> <i>operand</i> OP: 51	51	<i>operand</i>	<i>operand</i>	
52 SHLL <i>operand</i> <i>operand</i> OP: 52	52	<i>operand</i>	<i>operand</i>	
53 SHRL <i>operand</i> <i>operand</i> OP: 53	53	<i>operand</i>	<i>operand</i>	
54 SHLL <i>operand</i> <i>operand</i> OP: 54	54	<i>operand</i>	<i>operand</i>	
55 SHRL <i>operand</i> <i>operand</i> OP: 55	55	<i>operand</i>	<i>operand</i>	
56 SHLL <i>operand</i> <i>operand</i> OP: 56	56	<i>operand</i>	<i>operand</i>	
57 SHRL <i>operand</i> <i>operand</i> OP: 57	57	<i>operand</i>	<i>operand</i>	
58 SHLL <i>operand</i> <i>operand</i> OP: 58	58	<i>operand</i>	<i>operand</i>	
59 SHRL <i>operand</i> <i>operand</i> OP: 59	59	<i>operand</i>	<i>operand</i>	
60 SHLL <i>operand</i> <i>operand</i> OP: 60	60	<i>operand</i>	<i>operand</i>	
61 SHRL <i>operand</i> <i>operand</i> OP: 61	61	<i>operand</i>	<i>operand</i>	
62 SHLL <i>operand</i> <i>operand</i> OP: 62	62	<i>operand</i>	<i>operand</i>	
63 SHRL <i>operand</i> <i>operand</i> OP: 63	63	<i>operand</i>	<i>operand</i>	
64 SHLL <i>operand</i> <i>operand</i> OP: 64	64	<i>operand</i>	<i>operand</i>	
65 SHRL <i>operand</i> <i>operand</i> OP: 65	65	<i>operand</i>	<i>operand</i>	
66 SHLL <i>operand</i> <i>operand</i> OP: 66	66	<i>operand</i>	<i>operand</i>	
67 SHRL <i>operand</i> <i>operand</i> OP: 67	67	<i>operand</i>	<i>operand</i>	
68 SHLL <i>operand</i> <i>operand</i> OP: 68	68	<i>operand</i>	<i>operand</i>	
69 SHRL <i>operand</i> <i>operand</i> OP: 69	69	<i>operand</i>	<i>operand</i>	
70 SHLL <i>operand</i> <i>operand</i> OP: 70	70	<i>operand</i>	<i>operand</i>	
71 SHRL <i>operand</i> <i>operand</i> OP: 71	71	<i>operand</i>	<i>operand</i>	
72 SHLL <i>operand</i> <i>operand</i> OP: 72	72	<i>operand</i>	<i>operand</i>	
73 SHRL <i>operand</i> <i>operand</i> OP: 73	73	<i>operand</i>	<i>operand</i>	
74 SHLL <i>operand</i> <i>operand</i> OP: 74	74	<i>operand</i>	<i>operand</i>	
75 SHRL <i>operand</i> <i>operand</i> OP: 75	75	<i>operand</i>	<i>operand</i>	
76 SHLL <i>operand</i> <i>operand</i> OP: 76	76	<i>operand</i>	<i>operand</i>	
77 SHRL <i>operand</i> <i>operand</i> OP: 77	77	<i>operand</i>	<i>operand</i>	
78 SHLL <i>operand</i> <i>operand</i> OP: 78	78	<i>operand</i>	<i>operand</i>	
79 SHRL <i>operand</i> <i>operand</i> OP: 79	79	<i>operand</i>	<i>operand</i>	
80 SHLL <i>operand</i> <i>operand</i> OP: 80	80	<i>operand</i>	<i>operand</i>	
81 SHRL <i>operand</i> <i>operand</i> OP: 81	81	<i>operand</i>	<i>operand</i>	
82 SHLL <i>operand</i> <i>operand</i> OP: 82	82	<i>operand</i>	<i>operand</i>	
83 SHRL <i>operand</i> <i>operand</i> OP: 83	83	<i>operand</i>	<i>operand</i>	
84 SHLL <i>operand</i> <i>operand</i> OP: 84	84	<i>operand</i>	<i>operand</i>	
85 SHRL <i>operand</i> <i>operand</i> OP: 85	85	<i>operand</i>	<i>operand</i>	
86 SHLL <i>operand</i> <i>operand</i> OP: 86	86	<i>operand</i>	<i>operand</i>	
87 SHRL <i>operand</i> <i>operand</i> OP: 87	87	<i>operand</i>	<i>operand</i>	
88 SHLL <i>operand</i> <i>operand</i> OP: 88	88	<i>operand</i>	<i>operand</i>	
89 SHRL <i>operand</i> <i>operand</i> OP: 89	89	<i>operand</i>	<i>operand</i>	
90 SHLL <i>operand</i> <i>operand</i> OP: 90	90	<i>operand</i>	<i>operand</i>	
91 SHRL <i>operand</i> <i>operand</i> OP: 91	91	<i>operand</i>	<i>operand</i>	
92 SHLL <i>operand</i> <i>operand</i> OP: 92	92	<i>operand</i>	<i>operand</i>	
93 SHRL <i>operand</i> <i>operand</i> OP: 93	93	<i>operand</i>	<i>operand</i>	
94 SHLL <i>operand</i> <i>operand</i> OP: 94	94	<i>operand</i>	<i>operand</i>	
95 SHRL <i>operand</i> <i>operand</i> OP: 95	95	<i>operand</i>	<i>operand</i>	
96 SHLL <i>operand</i> <i>operand</i> OP: 96	96	<i>operand</i>	<i>operand</i>	
97 SHRL <i>operand</i> <i>operand</i> OP: 97	97	<i>operand</i>	<i>operand</i>	
98 SHLL <i>operand</i> <i>operand</i> OP: 98	98	<i>operand</i>	<i>operand</i>	
99 SHRL <i>operand</i> <i>operand</i> OP: 99	99	<i>operand</i>	<i>operand</i>	

VAX-11 INSTRUCTION SET

1	2	3	4	5	6	7	8	9	10
13	14	15	16	17	18	19	20	21	22
<p>13387302</p> <p>PROG. NUMBER 022.04. 16. 4.</p> <p>14 10. 000000000</p> <p>15 10. 000000000</p> <p>16 10. 000000000</p> <p>17 10. 000000000</p> <p>18 10. 000000000</p> <p>19 10. 000000000</p> <p>20 10. 000000000</p> <p>21 10. 000000000</p> <p>22 10. 000000000</p>									
17	18	19	20	21	22	23	24	25	26
20	21	22	23	24	25	26	27	28	29
23	24	25	26	27	28	29	30	31	32
26	27	28	29	30	31	32	33	34	35
29	30	31	32	33	34	35	36	37	38
32	33	34	35	36	37	38	39	40	41
35	36	37	38	39	40	41	42	43	44
38	39	40	41	42	43	44	45	46	47
41	42	43	44	45	46	47	48	49	50
44	45	46	47	48	49	50	51	52	53
47	48	49	50	51	52	53	54	55	56
50	51	52	53	54	55	56	57	58	59
53	54	55	56	57	58	59	60	61	62
56	57	58	59	60	61	62	63	64	65
59	60	61	62	63	64	65	66	67	68
62	63	64	65	66	67	68	69	70	71
65	66	67	68	69	70	71	72	73	74
68	69	70	71	72	73	74	75	76	77
71	72	73	74	75	76	77	78	79	80
74	75	76	77	78	79	80	81	82	83
77	78	79	80	81	82	83	84	85	86
80	81	82	83	84	85	86	87	88	89
83	84	85	86	87	88	89	90	91	92

VAX-11 INSTRUCTION SET

OPERATION	MIPS CODE		MIPS NAME	MIPS
	8	9		
00000000 NOP	0000	0000	OPCODE 16 16	0
00000001 LDR R1, #0	0001	0001	OPCODE 16 16 REGNUM 16	1
00000002 LDR R2, #0	0002	0002	OPCODE 16 16 REGNUM 16	2
00000003 LDR R3, #0	0003	0003	OPCODE 16 16 REGNUM 16	3
00000004 LDR R4, #0	0004	0004	OPCODE 16 16 REGNUM 16	4
00000005 LDR R5, #0	0005	0005	OPCODE 16 16 REGNUM 16	5
00000006 LDR R6, #0	0006	0006	OPCODE 16 16 REGNUM 16	6
00000007 LDR R7, #0	0007	0007	OPCODE 16 16 REGNUM 16	7
00000008 LDR R8, #0	0008	0008	OPCODE 16 16 REGNUM 16	8
00000009 LDR R9, #0	0009	0009	OPCODE 16 16 REGNUM 16	9
0000000A LDR R10, #0	000A	000A	OPCODE 16 16 REGNUM 16	A
0000000B LDR R11, #0	000B	000B	OPCODE 16 16 REGNUM 16	B
0000000C LDR R12, #0	000C	000C	OPCODE 16 16 REGNUM 16	C
0000000D LDR R13, #0	000D	000D	OPCODE 16 16 REGNUM 16	D
0000000E LDR R14, #0	000E	000E	OPCODE 16 16 REGNUM 16	E
0000000F LDR R15, #0	000F	000F	OPCODE 16 16 REGNUM 16	F
00000010 LDR R16, #0	0010	0010	OPCODE 16 16 REGNUM 16	10
00000011 LDR R17, #0	0011	0011	OPCODE 16 16 REGNUM 16	11
00000012 LDR R18, #0	0012	0012	OPCODE 16 16 REGNUM 16	12
00000013 LDR R19, #0	0013	0013	OPCODE 16 16 REGNUM 16	13
00000014 LDR R20, #0	0014	0014	OPCODE 16 16 REGNUM 16	14
00000015 LDR R21, #0	0015	0015	OPCODE 16 16 REGNUM 16	15
00000016 LDR R22, #0	0016	0016	OPCODE 16 16 REGNUM 16	16
00000017 LDR R23, #0	0017	0017	OPCODE 16 16 REGNUM 16	17
00000018 LDR R24, #0	0018	0018	OPCODE 16 16 REGNUM 16	18
00000019 LDR R25, #0	0019	0019	OPCODE 16 16 REGNUM 16	19
0000001A LDR R26, #0	001A	001A	OPCODE 16 16 REGNUM 16	1A
0000001B LDR R27, #0	001B	001B	OPCODE 16 16 REGNUM 16	1B
0000001C LDR R28, #0	001C	001C	OPCODE 16 16 REGNUM 16	1C
0000001D LDR R29, #0	001D	001D	OPCODE 16 16 REGNUM 16	1D
0000001E LDR R30, #0	001E	001E	OPCODE 16 16 REGNUM 16	1E
0000001F LDR R31, #0	001F	001F	OPCODE 16 16 REGNUM 16	1F

OPERATION	N	OPERATION CODE	R	D
ADD R ₁ , R ₂ , #IMM, #A(1)	0000	0000	R ₁ , R ₂ , IMMEDIATE	0
ADD R ₁ , R ₂ , R ₃ , #A(2)	0	1	R ₁	1
ADD R ₁ , R ₂ , R ₃ , R ₄ , #A(3)	000	000	R ₁ , R ₂ , R ₃	2
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , #A(4)	000	000	R ₁ , R ₂ , R ₃ , R ₄	3
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , #A(5)	0	0	R ₁ , R ₂	4
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , #A(6)	0	10000000	R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆	5
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , #A(7)	0	10000000	R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇	6
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , #A(8)	0000	0000	R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈	7
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , #A(9)	0000	0000	R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉	8
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , #A(10)	0000	0000	R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀	9
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , #A(11)	0000	0000	R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁	10
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , #A(12)	0000	0000	R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂	11
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , R ₁₄ , #A(13)	0000	0000	R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃	12
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , R ₁₄ , R ₁₅ , #A(14)	0000	0000	R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , R ₁₄	13
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , R ₁₄ , R ₁₅ , R ₁₆ , #A(15)	0000	0000	R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , R ₁₄ , R ₁₅	14
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , R ₁₄ , R ₁₅ , R ₁₆ , R ₁₇ , #A(16)	0000	0000	R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , R ₁₄ , R ₁₅ , R ₁₆	15
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , R ₁₄ , R ₁₅ , R ₁₆ , R ₁₇ , R ₁₈ , #A(17)	0000	0000	R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , R ₁₄ , R ₁₅ , R ₁₆ , R ₁₇	16
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , R ₁₄ , R ₁₅ , R ₁₆ , R ₁₇ , R ₁₈ , R ₁₉ , #A(18)	0000	0000	R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , R ₁₄ , R ₁₅ , R ₁₆ , R ₁₇ , R ₁₈	17
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , R ₁₄ , R ₁₅ , R ₁₆ , R ₁₇ , R ₁₈ , R ₁₉ , R ₂₀ , #A(19)	0000	0000	R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , R ₁₄ , R ₁₅ , R ₁₆ , R ₁₇ , R ₁₈ , R ₁₉	18
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , R ₁₄ , R ₁₅ , R ₁₆ , R ₁₇ , R ₁₈ , R ₁₉ , R ₂₀ , R ₂₁ , #A(20)	0000	0000	R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , R ₁₄ , R ₁₅ , R ₁₆ , R ₁₇ , R ₁₈ , R ₁₉ , R ₂₀	19
ADD R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , R ₁₄ , R ₁₅ , R ₁₆ , R ₁₇ , R ₁₈ , R ₁₉ , R ₂₀ , R ₂₁ , R ₂₂ , #A(21)	0000	0000	R ₁ , R ₂ , R ₃ , R ₄ , R ₅ , R ₆ , R ₇ , R ₈ , R ₉ , R ₁₀ , R ₁₁ , R ₁₂ , R ₁₃ , R ₁₄ , R ₁₅ , R ₁₆ , R ₁₇ , R ₁₈ , R ₁₉ , R ₂₀ , R ₂₁	20

INSTRUCTION	R	OPERATION CODE	F	D
24 RST: TEST AND CLEAR REGISTER	REGISTER	0000-0004	100 INCREMENT	0000-00-00-0000
25 TRC: TRACE AND TEST AND CLEAR REGISTER	REGISTER	0000-0004	00000	00000
26 AND: AND TEST AND CLEAR REGISTER	R	0000	0	0
27 OR: OR AND TEST AND CLEAR REGISTER	R	0000	1	0
28 XOR: XOR AND TEST AND CLEAR REGISTER	R	0000	0	1
29 SHL: SHIFT LEFT REGISTER	R	0000	0	0
30 SHR: SHIFT RIGHT REGISTER	R	0000	0	0
31 RMOVB: REGISTER MOVE BYTE	REGISTER	0000-0004	00000	0000-00-00-0000
32 RMOVL: REGISTER MOVE LONGWORD	REGISTER	0000-0004	00000	0000-00-00-0000
33 RMOVB: REGISTER MOVE BYTE	R	0000	0	0
34 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	0
35 RMOVB: REGISTER MOVE BYTE	R	0000	1	0
36 RMOVL: REGISTER MOVE LONGWORD	R	0000	1	0
37 RMOVB: REGISTER MOVE BYTE	R	0000	0	1
38 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	1
39 RMOVB: REGISTER MOVE BYTE	R	0000	0	0
40 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	0
41 RMOVB: REGISTER MOVE BYTE	R	0000	1	0
42 RMOVL: REGISTER MOVE LONGWORD	R	0000	1	0
43 RMOVB: REGISTER MOVE BYTE	R	0000	0	1
44 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	1
45 RMOVB: REGISTER MOVE BYTE	R	0000	0	0
46 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	0
47 RMOVB: REGISTER MOVE BYTE	R	0000	1	0
48 RMOVL: REGISTER MOVE LONGWORD	R	0000	1	0
49 RMOVB: REGISTER MOVE BYTE	R	0000	0	1
50 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	1
51 RMOVB: REGISTER MOVE BYTE	R	0000	0	0
52 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	0
53 RMOVB: REGISTER MOVE BYTE	R	0000	1	0
54 RMOVL: REGISTER MOVE LONGWORD	R	0000	1	0
55 RMOVB: REGISTER MOVE BYTE	R	0000	0	1
56 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	1
57 RMOVB: REGISTER MOVE BYTE	R	0000	0	0
58 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	0
59 RMOVB: REGISTER MOVE BYTE	R	0000	1	0
60 RMOVL: REGISTER MOVE LONGWORD	R	0000	1	0
61 RMOVB: REGISTER MOVE BYTE	R	0000	0	1
62 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	1
63 RMOVB: REGISTER MOVE BYTE	R	0000	0	0
64 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	0
65 RMOVB: REGISTER MOVE BYTE	R	0000	1	0
66 RMOVL: REGISTER MOVE LONGWORD	R	0000	1	0
67 RMOVB: REGISTER MOVE BYTE	R	0000	0	1
68 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	1
69 RMOVB: REGISTER MOVE BYTE	R	0000	0	0
70 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	0
71 RMOVB: REGISTER MOVE BYTE	R	0000	1	0
72 RMOVL: REGISTER MOVE LONGWORD	R	0000	1	0
73 RMOVB: REGISTER MOVE BYTE	R	0000	0	1
74 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	1
75 RMOVB: REGISTER MOVE BYTE	R	0000	0	0
76 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	0
77 RMOVB: REGISTER MOVE BYTE	R	0000	1	0
78 RMOVL: REGISTER MOVE LONGWORD	R	0000	1	0
79 RMOVB: REGISTER MOVE BYTE	R	0000	0	1
80 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	1
81 RMOVB: REGISTER MOVE BYTE	R	0000	0	0
82 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	0
83 RMOVB: REGISTER MOVE BYTE	R	0000	1	0
84 RMOVL: REGISTER MOVE LONGWORD	R	0000	1	0
85 RMOVB: REGISTER MOVE BYTE	R	0000	0	1
86 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	1
87 RMOVB: REGISTER MOVE BYTE	R	0000	0	0
88 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	0
89 RMOVB: REGISTER MOVE BYTE	R	0000	1	0
90 RMOVL: REGISTER MOVE LONGWORD	R	0000	1	0
91 RMOVB: REGISTER MOVE BYTE	R	0000	0	1
92 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	1
93 RMOVB: REGISTER MOVE BYTE	R	0000	0	0
94 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	0
95 RMOVB: REGISTER MOVE BYTE	R	0000	1	0
96 RMOVL: REGISTER MOVE LONGWORD	R	0000	1	0
97 RMOVB: REGISTER MOVE BYTE	R	0000	0	1
98 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	1
99 RMOVB: REGISTER MOVE BYTE	R	0000	0	0
100 RMOVL: REGISTER MOVE LONGWORD	R	0000	0	0

INSTRUCTIVE		OPERATIVE	OPERATIVE	OPERATIVE
17	REAR	REAR	REAR	REAR
18	REAR	REAR	REAR	REAR
19	REAR	REAR	REAR	REAR
20	REAR	REAR	REAR	REAR
21	REAR	REAR	REAR	REAR
22	REAR	REAR	REAR	REAR
23	REAR	REAR	REAR	REAR
24	REAR	REAR	REAR	REAR
25	REAR	REAR	REAR	REAR
26	REAR	REAR	REAR	REAR
27	REAR	REAR	REAR	REAR
28	REAR	REAR	REAR	REAR
29	REAR	REAR	REAR	REAR
30	REAR	REAR	REAR	REAR
31	REAR	REAR	REAR	REAR
32	REAR	REAR	REAR	REAR
33	REAR	REAR	REAR	REAR
34	REAR	REAR	REAR	REAR
35	REAR	REAR	REAR	REAR
36	REAR	REAR	REAR	REAR
37	REAR	REAR	REAR	REAR
38	REAR	REAR	REAR	REAR
39	REAR	REAR	REAR	REAR
40	REAR	REAR	REAR	REAR
41	REAR	REAR	REAR	REAR
42	REAR	REAR	REAR	REAR
43	REAR	REAR	REAR	REAR
44	REAR	REAR	REAR	REAR
45	REAR	REAR	REAR	REAR
46	REAR	REAR	REAR	REAR
47	REAR	REAR	REAR	REAR
48	REAR	REAR	REAR	REAR
49	REAR	REAR	REAR	REAR
50	REAR	REAR	REAR	REAR
51	REAR	REAR	REAR	REAR
52	REAR	REAR	REAR	REAR
53	REAR	REAR	REAR	REAR
54	REAR	REAR	REAR	REAR
55	REAR	REAR	REAR	REAR
56	REAR	REAR	REAR	REAR
57	REAR	REAR	REAR	REAR
58	REAR	REAR	REAR	REAR
59	REAR	REAR	REAR	REAR
60	REAR	REAR	REAR	REAR
61	REAR	REAR	REAR	REAR
62	REAR	REAR	REAR	REAR
63	REAR	REAR	REAR	REAR
64	REAR	REAR	REAR	REAR
65	REAR	REAR	REAR	REAR
66	REAR	REAR	REAR	REAR
67	REAR	REAR	REAR	REAR
68	REAR	REAR	REAR	REAR
69	REAR	REAR	REAR	REAR
70	REAR	REAR	REAR	REAR
71	REAR	REAR	REAR	REAR
72	REAR	REAR	REAR	REAR
73	REAR	REAR	REAR	REAR
74	REAR	REAR	REAR	REAR
75	REAR	REAR	REAR	REAR
76	REAR	REAR	REAR	REAR
77	REAR	REAR	REAR	REAR
78	REAR	REAR	REAR	REAR
79	REAR	REAR	REAR	REAR
80	REAR	REAR	REAR	REAR
81	REAR	REAR	REAR	REAR
82	REAR	REAR	REAR	REAR
83	REAR	REAR	REAR	REAR
84	REAR	REAR	REAR	REAR
85	REAR	REAR	REAR	REAR
86	REAR	REAR	REAR	REAR
87	REAR	REAR	REAR	REAR
88	REAR	REAR	REAR	REAR
89	REAR	REAR	REAR	REAR
90	REAR	REAR	REAR	REAR
91	REAR	REAR	REAR	REAR
92	REAR	REAR	REAR	REAR
93	REAR	REAR	REAR	REAR
94	REAR	REAR	REAR	REAR
95	REAR	REAR	REAR	REAR
96	REAR	REAR	REAR	REAR
97	REAR	REAR	REAR	REAR
98	REAR	REAR	REAR	REAR
99	REAR	REAR	REAR	REAR
100	REAR	REAR	REAR	REAR

BRANCH CONDITIONS

OPCODE	CONDITIONS
BCTR	N or Z = 0
BLEQ	N or Z = 1
BNEQ	Z = 0
BNEQU	Z = 0
BEQL	Z = 1
BEQLU	Z = 1
BGEQ	N = 0
BLSS	N = 1
BGTRU	C or Z = 0
BTRQU	C or Z = 1
BVC	V = 0
BVS	V = 1
BGEQU	C = 0
BCC	C = 0
BLSSU	C = 1
BCS	

VAX-11/780 PROCESSOR REGISTER ADDRESSES


RRK	DEC			
00	0	RSP	General stack pointer	
01	1	RBP	Transactional stack pointer	
02	2	RSP	Supervisor stack pointer	
03	3	RSP	User stack pointer	
04	4	RSP	Interrupt stack pointer	
05	5	reserved		
06	6	reserved		
07	7	reserved		
08	8	RPRR	R0 base register	
09	9	RPRR	R0 length register	
0A	10	RPRR	R1 base register	
0B	11	RPRR	R1 length register	
0C	12	RPRR	System base register	
0D	13	RPRR	System length register	
0E	14	reserved		
0F	15	reserved		
10	16	RCCB	Resource control block base	
11	17	RCCB	System control block base	
12	18	RPL	Interrupt priority level	
13	19	RPRR	R01 length register	
14	20	RPRR	Software interrupt request register	W
15	21	RPRR	Hardware interrupt priority register	W
16	22	reserved		
17	23	reserved		
18	24	RPRR	Interval clock control/status	
19	25	RPRR	Next interval count register	W
1A	26	RPRR	Interval count register	W
1B	27	RPRR	Time of day register	
1C	28	reserved		
1D	29	reserved		
1E	30	reserved		
1F	31	reserved		
20	32	RDCS	Console receive control/status	
21	33	RDCS	Console receive data buffer	W
22	34	RDCS	Console transmit control/status	
23	35	RDCS	Console transmit data buffer	W
24	36	reserved		
25	37	reserved		
26	38	reserved		
27	39	reserved		
28	40	RDCS	Annunciator control/status	
29	41	RDCS	Annunciator reserved	
2A	42	reserved		
2B	43	reserved		
2C	44	RDCS	Writable control status address	
2D	45	RDCS	Writable control status data	
2E	46	reserved		
2F	47	reserved		
30	48	RDCS	SR0 limit/status	
31	49	RDCS	SR0 size	W
32	50	RDCS	SR0 size variable	
33	51	RDCS	SR0 maintenance	
34	52	RDCS	SR0 error register	
35	53	RDCS	SR1 layout address	W
36	54	RDCS	SR1 quadword mask	W
37	55	reserved		
38	56	RDCS	Memory management enable	
39	57	RDCS	Translation buffer invalidate all	W
3A	58	RDCS	Translation buffer invalidate single	W
3B	59	reserved		
3C	60	RDCS	Microprogram breakpoint	
3D	61	RDCS	Performance monitor register	
3E	62	RDCS	System identification	W
3F	63	reserved		

VAX-11/780 PROCESSOR REGISTER BIT CONFIGURATIONS

RPO 1

000-100 0498 64


- 0 00 KSP 33 KERNEL STACK POINTER
- 1 01 ESP 29 EXECUTIVE STACK POINTER
- 2 10 SSP 24 SUPERVISOR STACK POINTER
- 3 02 USP 22 USER STACK POINTER
- 4 04 ISP 20 INTERRUPT STACK POINTER



- 8 08 MBR 24 MO BASE REGISTER
BASE-5BIT OPERAND FALL IN VIRTUAL ADDRESS
- 10 10 FBR 24 FI BASE REGISTER
BASE-5BIT OPERAND FALL IN VIRTUAL ADDRESS



- 9 09 40 R 30 PO LENGTH REGISTER
LENGTH OF OPERAND IN LONGWORDS
- 11 02 11 LK 30 PI LENGTH REGISTER
LENGTH OF OPERAND IN LONGWORDS
- 13 00 50 R 26 SYSTEM LENGTH REGISTER
LENGTH OF OPERAND IN LONGWORDS
BASE-5BIT OPERAND FALL IN VIRTUAL



11-2701

VAX-11/780 PROCESSOR REGISTER BIT CONFIGURATIONS

REG #

DEC HEX NAME D

16	10	1010	0A	PROCESS CONTROL BLOCK BASE	
				REFRESH OPERAND FAULT IF MCR = 0	
				31 30 29	02 01 00
		MCR	PHYSICAL LONGWORD ADDRESS OF PCB		MCR

17	11	8000	20	SYSTEM CONTROL BLOCK BASE	
				REFRESH OPERAND FAULT IF MCR = 0	
				31 30 29	02 01 00
		MCR	PHYSICAL LONGWORD ADDRESS OF SCB		MCR

18	12	1000	00	INTERNAL PRIORITY LEVEL REGISTER	
				31	00 01 00
		MCR			00 01 00

19	13	4000	00	LAST LEVEL REGISTER	
				REFRESH OPERAND FAULT IF NOT VALUE 1 - 4095	
				31	00 01 00
		MCR			00 01 00


20	14	8000		SYSTEM BASE REGISTER	
				REFRESH OPERAND FAULT IF MCR = 0	
				31 30 29	02 01 00
		MCR	PHYSICAL LONGWORD ADDRESS		MCR

10-11

VAX-11/730 PROCESSOR REGISTER BIT CONFIGURATIONS

REG #

ACC. REG. NAME (IN)




VAX-11/780 PROCESSOR REGISTER BIT CONFIGURATIONS

REG#


REG. EX. NAME, I/O

32 22 RAGC 04 CONSOLE RECEIVE CONTROL/STATUS




33 21 RYDC 02 CONSOLE RECEIVE DATA BUFFER

RESERVED OPERAND FAULT IF WRITTEN



34 22 RAGT 08 CONSOLE TRANSMIT CONTROL/STATUS



35 21 TXDC 07 CONSOLE TRANSMIT DATA BUFFER

RESERVED OPERAND FAULT IF WRITTEN








FIG. 2-1

VAX-11/780 PROCESSOR REGISTER BIT CONFIGURATIONS

REG. #


DEC HEX NAME(S)



VAX-11/780 PROCESSOR REGISTER BIT CONFIGURATIONS


REG. # 140 480 80000 24

40 20 0010 78 SBI FAULT/STATUS



REG. # 141 480 80000 24

40 20 0010 78 SBI SIO



REG. # 142 480 80000 24

40 20 0010 78 SBI SIO CONTROLS



REG. # 143 480 80000 24

40 20 0010 78 SBI MAINTENANCE




VAX-11/780 PROCESSOR REGISTER BIT CONFIGURATIONS

REG #
REG LEN NAME #s


12 24 32 16 SRI ERROR REGISTER



22 26 32 16 SRI TIMEOUT ADDRESS









24 26 16 16 SRI QWORD CLEAR



VAX-11/780 PROCESSOR REGISTER BIT CONFIGURATIONS

1004

660 4-83 1004 1/20



100-100 000 K0 0
 100-100 000 K0 0
 100-100 000 K0 0
 100-100 000 K0 0

INTERRUPT 48000
 INTERRUPT VECTOR
 INTERRUPT 48000
 INTERRUPT VECTOR

*The following are 1170F specific

*The following are 1170F specific

*The following are 1170F specific

VMX 11 Native Mode Codes

CODE	CONDITION
1	INTERRUPT OVERFLOW TRAP
2	INTEGER DIVIDE BY ZERO TRAP
3	POINT M. OVERFLOW TRAP
4	FLOATING DIVIDE BY ZERO TRAP
5	POINT M. UNDERFLOW TRAP
6	POINT M. OVERFLOW IN TRAP
7	POINT M. UNDERFLOW IN TRAP

Compatibility Mode Codes

CODE	CONDITION
0	UNKNOWN CONDITION
1	UNKNOWN TRAP
2	INT
3	INT
4	INT
5	UNKNOWN CONDITION
6	UNKNOWN TRAP

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PROCESS CONTROL BLOCK SIZE (PCB)

PHYSICAL LOGICAL ADDRESS OF PCB	NO.
---------------------------------	-----

PROCESS CONTROL BLOCK (PCB)

REG	PCB	0
BSP		06
BPC		08
BSP		07
B0		09
B1		10
B2		12
B3		13
B4		14
B5		15
B6		16
B7		17
B8		18
B9		19
B10		20
B11		21
B12		22
B13		23
B14		24
B15		25
B16		26
B17		27
B18		28
B19		29
PCB	NO.	30
KPS	NO.	31

PROTECTION CODES

CODE				MEANING			
				K	E	S	U
0	0	0	0	*	*	*	*
0	0	0	1	UNPREDICTABLE			
0	0	1	0	R/W	*	*	*
0	0	1	1	RO	*	*	*
0	1	0	0	H/W	R/W	R/W	R/W
0	1	0	1	R/W	R/W	*	*
0	1	1	0	R/W	RO	*	*
0	1	1	1	RO	RO	*	*
1	0	0	0	R/W	R/W	R/W	*
1	0	0	1	R/W	R/W	RO	*
1	0	1	0	R/W	RO	RO	*
1	0	1	1	RO	RO	RU	*
1	1	0	0	R/W	R/W	R/W	RO
1	1	0	1	R/W	R/W	RO	RO
1	1	1	0	R/W	RO	RO	RO
1	1	1	1	RO	RO	RO	RO

K KERNEL
 E EXECUTIVE
 S SUPERVISOR
 U USER

* NO ACCESS
 RO READ ONLY
 R/W READ WRITE


MODES

0 (00) KERNEL
 1 (01) EXECUTIVE
 2 (10) SUPERVISOR
 3 (11) USER

EXCEPTION CONDITIONS

CONDITION	VECTOR
MACHINE CHECK	04
KERNEL STACK NOT VALID	08
RESERVED DEC OPCODES & PRIVILEGED INSTRUCTIONS	10
RESERVED CUSTOMER OPCODES	14
RESERVED OPERANDS	18
RESERVED ADDRESSING MODES	1C
ADDRESS CONTROL VIOLATION	20
TRANSLATION NOT VALID	24
TRACE TRAP	28
BPT INPCODE	2C
COMPATABILITY MODE TRAP	30
ARITHMETIC TRAP	34
CHKC OPCODE	40
CHKI OPCODE	44
CHKB OPCODE	48
CHKU OPCODE	4C


VIRTUAL AND PHYSICAL ADDRESS RELATIONSHIP




TK-602

VIRTUAL AND PHYSICAL ADDRESS SPACE

VIRTUAL ADDRESS SPACE



PHYSICAL ADDRESS SPACE



PAGE TABLE FORMATS AND PAGE TABLE ENTRY FORMAT

PAGE TABLE FORMATS

SYSTEM USAGE REGISTER

CONTAINS THE INITIAL ADDRESS OF THE FIRST ENTRY IN THE PAGE TABLE.

SYSTEM LENGTH REGISTER

CONTAINS THE NUMBER OF PAGE TABLE ENTRIES.

SYSTEM REGION PAGE TABLE

PAGE TABLE ENTRY FOR VIRTUAL PAGE #1 (FIRST ENTRY)	
PTE FOR V1	PTE FOR V2
*	*
*	*
PAGE TABLE ENTRY FOR VIRTUAL PAGE #1 (LAST ENTRY)	

PER-PROCESS PAGE TABLES

CONTROL REGION BASE REGISTER

CONTAINS THE VIRTUAL ADDRESS OF THE FIRST ENTRY IN THE PAGE TABLE.

CONTROL REGION LENGTH REGISTER

CONTAINS THE VIRTUAL ADDRESS OF THE FIRST ENTRY IN THE PAGE TABLE FOR THE USER AND NUMBER OF ENTRIES IN THE PAGE TABLE (IN HEX).

SYSTEM REGION PAGE TABLE

PAGE TABLE ENTRY FOR VIRTUAL PAGE #1	
PTE FOR V1 (USER 1)	PTE FOR V2 (USER 2)
PTE FOR V3 (USER 3)	*
*	*
PTE FOR VIRTUAL PAGE #1 (LAST ENTRY)	

PROGRAM REGION BASE REGISTER

CONTAINS THE VIRTUAL ADDRESS OF THE FIRST ENTRY IN THE PAGE TABLE.

PROGRAM REGION LENGTH REGISTER

CONTAINS THE NUMBER OF PAGE TABLE ENTRIES.


SYSTEM REGION PAGE TABLE

PAGE TABLE ENTRY FOR VIRTUAL PAGE #1 (FIRST ENTRY)	
PTE FOR V1	PTE FOR V2
PTE FOR V3	PTE FOR V4
PTE FOR VIRTUAL PAGE #1 (LAST ENTRY)	

PAGE TABLE ENTRY FORMAT


31	30	27:26	24	21	20	00
V	PROT	V1	MBZ	PHN		

EXAMPLE OF PAGE FRAME ALLOCATION (RELOCATION)




VIRTUAL AND PHYSICAL ADDRESS FORMATS

VIRTUAL ADDRESS




PHYSICAL ADDRESS




TL 0024


VIRTUAL PAGES MAPPED TO PHYSICAL SPACE




SYSTEM VIRTUAL TO PHYSICAL ADDRESS TRANSLATION SCHEME




SYSTEM VIRTUAL TO PHYSICAL ADDRESS TRANSLATION,
EXAMPLE




PROCESS VIRTUAL TO PHYSICAL ADDRESS TRANSLATION SCHEME




PROCESS VIRTUAL TO PHYSICAL ADDRESS TRANSLATION.
EXAMPLE



ADDRESS CALCULATION FOR A TB MISS DURING A MISS
MICROTRAP





SECTION 3
HARDWARE BLOCK DIAGRAMS
AND REGISTER BIT CONFIGURATIONS

VAX-11/780 GENERAL BLOCK DIAGRAM







FIGURE 3-2




DATA PATH BLOCK DIAGRAM




INSTRUCTION DECODE BLOCK DIAGRAM




FROM CONTROL STORE (PDS) BLOCK DIAGRAM




WRITABLE CONTROL STORE (WCS) BLOCK DIAGRAM




SEI CONTROL LOW BITS (SBL) BLOCK DIAGRAM




SEI CONTROL HIGH BITS (SBIC) BLOCK DIAGRAM




CACHE DATA MATRIX BLOCK DIAGRAM




CACHE ADDRESS MATRIX BLOCK DIAGRAM




TRANSLATION BUFFER DATA MATRIX BLOCK DIAGRAM




TRANSLATION BUFFER ADDRESS MATRIX BLOCK DIAGRAM




CLOCK MIDDLE BLOCK DIAGRAM




MICROSEQUENCER BLOCK DIAGRAM



FLOATING-POINT ACCELERATOR BLOCK DIAGRAM




CONSOLE SUBSYSTEM CONFIGURATION



10000

CONSOLE INTERFACE BOARD BLOCK DIAGRAM



JRPNDC	01/18	02/14	03/18	04/12	05/11	06/12	07/13	08/28	09/27	10/28	11/27	12/24	13/23	14/23	15/22	16/20	17/19	18/20
(33)	E	E	E	0	0	3	3	3	E	E	E	G	0	0	0	0	0	0
				12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(34)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(35)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(36)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(37)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(38)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(39)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(40)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(41)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(42)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(43)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(44)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(45)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(46)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(47)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(48)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(49)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(50)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(51)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(52)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11	12	7	8	Environ	Equip	Address							
									1	G	2		4	3	2			1
JRPNDC																		
(53)	0	0	0	3	3	3	3	E	E	E	E	0	0	0	0	0	0	0
CR 37																		
**PRER	0	0	0	12	11													

ID BUS REGISTER BIT CONFIGURATIONS

REG: 00	NAME: TDR
Bit Fields	Description
<01:00>	<p>Data to Transmission Buffer Bytes 0:15</p> <p>Read Only Located on RB212 (TDR)</p>
REG: 01	NAME: TIME UP A/C
Bit Fields	Description
<01:00>	<p>20 bit counter 100 Hours Res</p> <p>Read/Write Located on RB224 (CRCN)</p>
REG: 02	NAME: SYSTEM ID
Bit Fields	Description
<01:00>	System Type
<02:00>	OS/VSX 11/700
<03:00>	DCU Lw-41
<05:00>	Manufacturing Plant
<07:00>	System Serial Number
	<p>Read Only Selected by jumper on backpanel Base from RB226 CRCC, D, E</p>
REG: 04	NAME: RSCD
Sub Fields	Description
<00>	<p>Data</p> <p>Set by console software signaling, data available to RSCD</p> <p>Read Only</p>
<06>	Interrupt Enable

ID BUS REGISTER BIT CONFIGURATIONS

	<p>Allows Interrupt when Done Set Defaults Located on M220 (CLOCK)</p>
<p>104: 15 1-bit Fields 47:15</p>	<p>NAME: RXDS Description Data from Console Subsystem Read Only Located on M220 (A157,0,0)</p>
<p>104: 06 8-bit Fields 4:3</p>	<p>NAME: RXCS Description Ready Set by console to indicate Ready to receive data Read Only</p>
<p>106: 7</p>	<p>Interrupt Enable Allow Interrupt when Ready Set Bit/Control Located on M220 (CLOCK)</p>
<p>104: 04 1-bit Fields 47:0</p>	<p>NAME: TXDS Description Data to console subsystem Write Only Located on M220 (C150,0,0)</p>
<p>104: 03 1-bit Fields 47:0</p>	<p>NAME: TG Description Busy Flag/Status Master C Bit/Status read/write</p>

IO BUS REGISTER BIT CONFIGURATIONS

	Legend: 07110: R0227 (0000) 07110: R0227 (0000) 07110: R0227 (0000) 07110: R0227 (0000)
004: 00 07110: R0227 (0000)	NAME: 0000 INTERNAL COUNTER Description Data loaded into internal counter on overflow of RPR bit in CR 0000 R00 Write only 07110: R0227 (0000) 07110: R0227 (0000)
008: 00 07110: R0227 (0000)	NAME: 0000 INTERNAL COUNTER Description Error 07110: R0227 (0000) Read/Write 1 to Clear 007: 00 07110: R0227 (0000) Read/Write 1 to Clear 006: 00 07110: R0227 (0000) Read/Write 1 to Clear 005: 00 07110: R0227 (0000) Read/Write 1 to Clear 004: 00 07110: R0227 (0000) Read/Write 1 to Clear 003: 00 07110: R0227 (0000) Read/Write 1 to Clear

ID BUS REGISTER BIT CONFIGURATIONS

	<p>Allow counter to increment at a fixed second rate</p> <p>Read/Write</p> <p>Located on M231 (T025)</p>
<p>00: 00</p> <p>Bit Fields</p> <p><1:00></p>	<p>NAME: LOCKDOWN_COUNTER</p> <p>Description</p> <p>32 Bit U. Count</p> <p>At a fixed second rate</p> <p>Read Only</p> <p>Located M230 (T021)</p> <p>Located M231 (T025)</p>
<p>01: 00</p> <p>Bit Fields</p> <p><1></p> <p><1></p> <p><1:10></p>	<p>NAME: CPU_ERROR_COUNTER (CEP)</p> <p>Description</p> <p>Number Error</p> <p>Used by Memory Management Microcode</p> <p>Read Only</p> <p>Located on M230 (CEHP)</p> <p>Control Storm Facility Error Summary</p> <p>1 CR of Control Storm Facility Error Bits</p> <p>Read Only</p> <p>Located on M231 (T025)</p> <p>Control Storm Facility Error Bits</p> <p><4>Group 0</p> <p><13>Group 1</p> <p><27>Group 2</p> <p>Read Only</p> <p>Located on M231 (T025)</p>
<11>	R ALT 0
<12>	R ALT 1
<13>	ALT 2

ID BUS REGISTER BIT CONFIGURATIONS

000	ALU 3
001	ALU 0/1
004:010	<p>Read/Write Located on K0251 (J040)</p> <p>Arithmetic Flag Code 1=Decimal Divide by 0 0=Decimal Overflow 2=Decimal Underflow 3=Decimal Divide by 0 4=Decimal Overflow 5=Integer Divide by 0 6=Integer Overflow 0=No Trap Pending</p> <p>Read/Write Located on K0251 (J040)</p>
002	<p>Performance Monitor Enable</p> <p>Loaded on Read by Microcode</p> <p>Read/Write Located on K0251 (J040)</p>
007:010	<p>INT Error</p> <p>Used to Detect INT RTR during INT</p> <p>Read/Write Located on K0251 (J040)</p>
006: 00	NAME: VBLUP
S.L. Fields	Description
010	<p>Trap Valid</p> <p>Indicates at least one bit was set in INT priority field</p> <p>Read Only Located on K0250 (J030)</p>
04:010	<p>Priority</p> <p>Priority encoded value of bits 07:17 of bit mask last written into vector register</p> <p>Read Only</p>

IO BUS REGISTER BIT CONFIGURATIONS

	Located on MB230 (0000)
020120	<p>Number of Ones</p> <p>Number of ones last written into vector register</p> <p>Read Only</p> <p>Located on MB230 (0000)</p>
008100	<p>Vector</p> <p>Hardware Generated Vector</p> <p>Read Only</p> <p>Located on MB231 (0000)</p>
004100	<p>NAME: SUPRANONE_VICERRRUF_RPT0074</p> <p>Description</p>
000100	<p>Interrupt Priority Level Pending</p> <p>Level of highest interrupt active of level interrupt above 0000</p> <p>Read Only</p> <p>Located on MB230 (0000)</p>
010010	<p>Software Interrupt Register</p> <p>Pending Software Interrupt Flag</p> <p>Read/Write</p> <p>Located on MB231 (0000)</p>
000100	<p>NAME: PROCESSOR STATUS WORD0000</p> <p>Description</p>
0110	<p>Scannability Mode</p> <p>CPU executing POP 10 mode instructions</p> <p>Read/Write</p> <p>Located on MB230 (0000)</p>
0000	<p>Track Pending</p> <p>Bit end of an instruction and is track pending until a track (00) is initiate</p>

IO BUS REGISTER BIT CONFIGURATIONS

<21>	<p>Read/Write Located on RREG0 (ICRDP)</p> <p>Finish Part Done</p> <p>Microcode sets this bit at defined points within certain instructions. Setting this instruction may or may not finish that point if an interrupt or instruction occurs.</p>
<22>	<p>Read/Write Located on RREG0 (ICRDP)</p> <p>Interrupt Mask</p> <p>Indicates the operating on interrupt mask.</p>
<23:24>	<p>Read/Write Located on RREG0 (ICRDP)</p> <p>Current Mode</p> <p>Current operating mode of software.</p> <p>USER EMULATED EXECUTIVE EMULATED</p>
<25:27>	<p>Read/Write Located on RREG0 (ICRDP)</p> <p>Operating Mode</p> <p>Hardware operating mode (hardware change mode "hard").</p> <p>EMULATED EMULATED EXECUTIVE EMULATED</p>
<28:29>	<p>Read/Write Located on RREG0 (ICRDP)</p> <p>Interrupt Priority Level</p> <p>Current interrupt priority level of CPU.</p>
<30>	<p>Read/Write Located on RREG0</p> <p>Enable external overflow exceptions</p>
<31>	<p>Read/Write Located on RREG0</p> <p>Enable floating underflow exceptions</p>

ID BUS REGISTER BIT CONFIGURATIONS

000 Enable 1-layer hardware exceptions

Read/Write
Located on 4E2E1 (COLD)

0040 Y bit

Reserved in Security Trace Panding

0044 Z bit

0048 C bit

004C Y bit

0050 C bit

Read/Write
Located on 0B2E1 (COLD)

IDA: ID **MEMBER OPERATIONAL BUFFER DATA REGISTER**

Bit Field **Description**

0000 valid

Allows TS data with DAC1:0001
DAC1:0002 and address(00:14)
equals 0x F00:00-14

Write Only
Located on 0B2E2 (COLD)

00000000 Protection Code

Online Protection of Address

	Kernel	Exec	Suppl	Boot
0000	*	*	*	*
0001	Unpredictable			
0010	R/W	*	*	*
0011	RO	*	*	*
0100	R/W	R/W	R/W	R/W
0101	R/W	R/W	*	*
0110	R/W	RO	*	*
0111	RO	RO	*	*
1000	R/W	R/W	R/W	*
1001	R/W	R/W	RO	*
1011	R/W	RO	RO	*
1100	RO	RO	RO	*
1101	R/W	R/W	R/W	RO
1102	R/W	R/W	RO	RO
1110	R/W	RO	RO	RO

ID BUS REGISTER BIT CONFIGURATIONS

Bit	RD	W0	RC	RD
4	No access			
5	Read/Write			
6	Read			
	Write Only Located on M222 (CANY)			
000	Write Only When a modified page			
	Write Only Located on M226 (CANY)			
0000	Page Error Status			
	When translation occurs from this device page address (i.e., PAGEERR)			
	Write Only Located on M222 (CANY)			
0010	STATUS 1 RUFF REG 0			
001000	Description			
001010	Force replace			
	Attempts to access to defined groups			
	20-Media DCU			
	19-Force Replace Group 1			
	18-Force Replace Group 2			
	Read/Write Located on M222 (CANY)			
01000	Force Read			
	Force RD R/W on defined group			
	17-Group 1			
	16-Group 2			
	Read/Write Located on M222 (CANY)			
010000	Data reference			
	Data on last Mem Rep. entry reference			
	0100 Status of MPT bit			
	0101 Status of MPT bit			
	0102 Status of MPT bit			

IG BUS REGISTER BIT CONFIGURATIONS

0090: 1 means TR NCRK existed on an TR reference
 0091: 1 means not delayed one cycle by 18 auto
 24999

Read Only
 Located on M5222 (TRNR)

00:000

23 HLL

Indicates which group has a TR bit
 7-Group 1
 6-Group 1

Read Only
 Located on M5222 (TRNR)

00:010

Parity TR Parity Error

Address had parity to be generated.

0	No errors			
1	No errors			
2	Group 1 Data Error	*	*	*
J	" 0	*	*	1
L	" 0	*	*	2
N	" 1	*	*	0
P	" 1	*	*	1
T	" 1	*	*	2
U	" 0 Address Error	*	*	0
V	" 0	*	*	1
K	" 0	*	*	2
D	" 1	*	*	1
C	" 1	*	*	1
Q	"	*	*	1
E	No errors			
F	No errors			

Read/Write
 Located on M5222 (TRNR)

00:020

PPR

Enable Parity Management

Read/Write
 Located on M5222 (TRNR)

100: 11

NAME: TR007 REG 1

2.1 Fields

Description

02:000

TR Parity Error Status

ID BUS REGISTER BIT CONFIGURATIONS

Bit	Group	1	Data	Cycle	2
19	1	*	*	*	1
18	1	*	1	*	0
17	1	*	d	*	0
16	1	*	0	*	1
15	1	*	0	*	0
14	1	*	*	*	0
13	1	*	*	*	1
12	1	*	*	*	0
11	1	*	*	*	2
10	1	*	*	*	1
9	1	*	0	*	0

Read/Write Write Clears
Located on M2222 (T886)

<00>	CP TO Facility Error
	Indicates to CPU that has been exceeded Read/Write Write Clears Located on M2222 (T886)
<01>	Last To Write Error
	Indicates which is group has last written 0 - Group 0 1 - Group 1 001 - Unpredictable Read Only Located on M2222 (T886)
<02>	TMR Error
	Contents of TMR are not meaningful Read Only Located on M2222 (T886)
<03,00>	TMR Error
	Status of last load from TMR 001 TMR Miss on load 001 TMR Parity error 101 Multiple violation or miss 101 Subsequent hardware initiated load Read Only Located on M2222 (T886)

ID BUS REGISTER BIT CONFIGURATIONS

Bit Fields	Description
010	<p>Write Trap Address</p> <p>When set blocks trap address register</p> <p>Write Only Located on R0206 (ENH)</p>
021:020	<p>Trap Address</p> <p>Can be from ROM address on MPC trap</p> <p>Read/Write Located on R0206 (ENH)</p>
025	<p>Write Micro Patch</p> <p>Setting blocks write patch register from bits 0:15 of this register</p> <p>Write Only Located on R0207 (ENH)</p>
030	<p>Write Match</p> <p>Indicates a write match has occurred</p> <p>Read Only Located on R0207 (ENH)</p>
035:030	<p>Write Break/Current Address</p> <p>Writes write bus register with current micro program counter</p> <p>Read/Write Located on R0207 (ENH)</p>
100: 17	<p>NAME: ACCELERATION CONTROL 00008</p>
Bit Fields	Description
000	<p>Zero</p> <p>Read/Write Write to this reg will clear Located on R0206 (ENH)</p>
002	<p>Reserved Operand</p> <p>Write zero error</p>

IO BUS REGISTER BIT CONFIGURATIONS

	<p>Read Only Located on M215 (F88E)</p>
<15>	<p>Accelerator Enable 1=Enable Accelerator 0=Disable Accelerator</p> <p>Read/Write Located on M207 (F86F)</p>
<13:12>	<p>Accelerator 1/2"</p> <p>0=7FA</p> <p>Read Only Located on M207 (F86F)</p>
IO# 10	NAME: S163
BIT Fields	<p>Description</p> <p>IO Location S163 used to sense FBI activity</p>
<11>	<p>After Fault</p> <p>Flash entry after fault cleared</p> <p>Read Only Located on M213 (E887)</p>
<10>	<p>IO# Feedback</p> <p>Read Only Located on M213 (E887)</p>
<9:7>	<p>SBI 100(10)</p> <p>Read Only Located on M219 (E883)</p>
<8:2>	<p>SBI 20(20)</p> <p>Read Only Located on M219 (E883)</p>
<7:10>	<p>SBI 800(10) or SBIT0(10)</p> <p>SBI written with 00000000 when SBI 20/200 are read. Otherwise SBI 20/200 are written</p> <p>Read Only Located on M219 (E883)</p>

ID BUS REGISTER BIT CONFIGURATIONS

<7:16>	SR0 EXP(1:0)	Read Only Located on M8228 (2552)
<5:00>	SR0 TRC(1:0)	Read Only Located on M8227 (2528)
REG: 14	NAME: SSI STATUS REGISTER	
Bit Status	Description	
<15>	MS Interrupt Enable	Enable interrupt for MS errors Read/Write Located on M8212 (8848)
<14>	MRD	Received corrupted read data from memory Read/Write 1 to clear Located on M8214 (9267)
<13>	WRD	Received read data substitution from memory Read/Write 1 to clear Located on M8218 (9687)
<12:10>	CP Timeout Status	12-bit Timeout for CP requested cycles 11 10 0 0 No device response 0 1 Busy/Retry 1 0 Waiting for read data 1 1 Inoperable code 10 = Read/Write 1 to clear New device RRD(1175), 91, 92 M8210 Read Only Located on M8218 (8848)
<8>	LP 255 Read Confirmation	

ID BUS REGISTER BIT CONFIGURATIONS

- Set when CP requested cycle receives error confirmation to command address transfer
- Read Only
Write 1 to bit 15 to clear
Located on M218 (M218)
- 027) ID Error
- Read Data Substitution for TR Data
- Read/Write 1 to clear
Located on M218 (M218)
- 028) ID Channel Status
- Down Channel for TR requested cycle
- 05 04
0 0 No Device Response
0 1 Device Busy
1 0 Holding for read data
1 1 Impossible code
- 0 - Read/Write 1 to clear
Also visible L166(??)
0500 - Read Only
Located on M218 (M218)
- 029) ID SBI Error Confirmation
- Set when IS requested cycle receives error confirmation
- Read Only
Write 1 to bit 6 to clear
Located on M218 (M218)
- 030) Multiple CP Error
- Set with pending CP timeout or CP SBI error confirmation not serviced
- Read Only
Write 1 to bit 15 to clear
Located on M218 (M218)
- 031) RST Not Busy
- Read Only
Located on M218 (M218)

ID BUS REGISTER BIT CONFIGURATIONS

ID#	NAME	REGISTER ADDRESS
Bit Position	Description	
	<p>Gamma's Physical Address on ID# 1000001 will not label for ID Data Structure.</p> <p>Read Only Labeled until ID Timeout Error bit (SR# RRP 270-10-10)-1</p>	
<10000>	Mode	<p>0 0 Normal 0 1 Executive 1 0 Supervisor 1 1 User</p> <p>Located on #1219 (SR#2)</p>
<29>	Protection Check	<p>Equal 1 for references are subject to hardware protection check</p> <p>Located on #1219 (SR#2)</p>
<27,07>	Physical Address	<p><27,07> #0228:02</p> <p>Labeled on <27:0> (SR#0,0) <0:0> (SR#0,0)</p>
ID# 10	NAME	SR# Fault Error Register
Bit Position	Description	
<10>	Facility Error	<p>SR# Facility Error</p> <p>Read Only Located on #6111 (SR#0)</p>
<29>	Unexpected local Data Error	<p>Read Only Located on #E219 (SR#0)</p>
<27>	Multiple Transmitter Error	<p>Read Only Located on #E219 (SR#0)</p>

ED BUS REGISTER BIT CONFIGURATIONS

(24)	Transmitter Jam, Fault Read Only Located on M216 (2800)
(25)	Error Flag Flag Set by microcode error flag through fault handling logic used to note double errors Read/Write Located on M216 (2803)
(26)	Spare Read/Write Located on M216 (2804)
(19)	Fault Latch Set from SSI Fault Read/Write 1 to clear Located on M216 (2805)
(18)	Fault Interrupt Enable Interrupt on SSI fault enable Read/Write Located on M216 (2806)
(17)	SSI Fault Signal Read Only Located on M216 (2807)
(16)	Fault File Lock Indicates SSI File locked from SSI Fault Read Only Write 1 to 0 to clear Located on M216 (2808)

ICE- 15 NAME: SSI COMPARE

BIT FIELD Description:

0: File lock of file on (protected) Int. other than fault

ID BUS REGISTER BIT CONFIGURATIONS

011	<p>Open File Lock</p> <p>A. Lock Unconditional. (See bit 10) Force when count (bits 19:16) = F</p> <p>B. Conditional Lock Lock when certain conditions exist. Controller looks at SSI. When match, compare equal to generated which allows counter to increment.</p> <p>Lock count = F, file will lock</p> <p>Unlock by writing number = F into counter</p> <p>read Only Clear by writing number not equal F to counter Located on P019 (844F)</p>
010	<p>SSI Lock Inverse Enable</p> <p>Read/Write Located on P019 (844F)</p>
009	<p>Lock Unconditional</p> <p>Enable SSI Lock Lock Counter = F</p> <p>Read/Write Located on P019 (844F)</p>
008:07	<p>Conditional Lock Codes</p> <p>0 = 00 1 = 01 No compare 2 = 02 No. only 3 = 03 No. only 4 = 04 No. only 5 = 05 No. only 6 = 06 No. only 7 = 07 No. only 8 = 08 No. only 9 = 09 No. only A = 0A No. only B = 0B No. only C = 0C No. only D = 0D No. only E = 0E No. only F = 0F No. only</p> <p>Read/Write Located on P019 (844F)</p>
007:05	<p>Compare Command or Mask(3-0)</p> <p>Read/Write Located on P019 (844F) (700F)</p>
006:00	<p>Compare Register</p> <p>Read/Write Located on P019 (844F) (8000)</p>
005:03	<p>Count File(3:0)</p>

IO BUS REGISTER BIT CONFIGURATIONS

IOec ID	When WP allows write lock
Bit 0:100	<p>Read/Write Located on 06213 (06000)</p> <p>NAME: PATIENCE REGISTER</p> <p>Description</p> <p>Force PE Release on EMI</p> <p>Read/Write Located on 06214 (06010)</p>
011	<p>Force Write Request Fault</p> <p>Read/Write Located on 06215 (06020)</p>
020	<p>Force Unexpected Read Data Fault</p> <p>Causes generation of SET TRG=0. Maintains LD. Undefined Data, good parity for unexpected read data in a selected bus.</p> <p>Read/Write Located on 06219 (06020)</p>
02:20	<p>NOISE/EMC TRG=0</p> <p>Used to force unexpected read data fault</p> <p>Read/Write Located on 06219 (06020) (06020)</p>
020	<p>Force SMI Invalidation</p> <p>Causes SMIs done by CPU on SMI to become cache invalidation</p> <p>Read/Write Located on 06215 (06000)</p>
021	<p>Enable SMI Invalidation</p> <p>Allows SMI writes to invalidate cache Must be 1 for normal operation</p> <p>Read/Write Located on 06219 (06020)</p>
020:10	<p>Force CPU Error Parity</p>

ID BUS REGISTER BIT CONFIGURATIONS

20	19	18	17	Reverse	Enable	
0	0	0	0	No J		
0	1	0	1	Group 1	Byte 5	Address
1	1	1	0	Group 1	Byte 6	Address
0	1	1	1	Group 1	Byte 7	Address
1	1	0	0	Group 0	Byte 5	Address
1	1	1	0	Group 0	Byte 6	Address
1	1	1	1	Unused		
1	0	1	1	Group 1	Byte 5	Data
1	0	0	1	Group 1	Byte 6	Data
1	0	1	0	Group 1	Byte 7	Data
1	0	1	1	Group 1	Byte 0	Data
1	1	1	1	Group 0	Byte 5	Data
1	1	0	1	Group 0	Byte 6	Data
1	1	1	0	Group 0	Byte 7	Data
1	1	1	1	Group 1	Byte 0	Data

Read/Write
Located on NS219 (0000)

<16,17> Force Cache Miss

16	17	
0	0	No miss forced
0	1	Force miss Group 1
1	0	Force miss Group 0
1	1	Force miss Groups 0,1

Read/Write
Located on <16> NS219 (0000)
<17> NS219 (0001)

<14,15> Cache requirement

14	15	
0	0	Random
0	1	Group 1 always
1	0	Group 0 always
1	1	Undefined

Read/Write
Located on NS219 (0001)

<12> Disable SBI

When set, no SBI cycles will be started

Read/Write
Located on NS16 (0001)

<13> Force P. Inversion on SBI

Read/Write

ID BUS REGISTER BIT CONFIGURATIONS

	Located on M8218 (SRAM)																																																								
41049D	Cache Match Local Group 1 Cache match Global Group 0 Cache match Read Only Located on M8218 (SRAM)																																																								
4205	Cache Timeout Cache read timeout. Read/Write Located on M8218 (SRAM)																																																								
100: 16	MMIO: CPU PARITY ERROR REGISTER																																																								
Bit Field	Description																																																								
4170	Any Error Set when cache parity error on CR or ID bus operations. Read/Write 1 means enable register Located on M8218 (SRAM)																																																								
4172	CP Error When bits 15 and 14 are 00, CP reference caused CPU E. When bit 15 is set and bit 14 is 0000, the TR reference caused CPU E. Read Only Located on M8218 (SRAM)																																																								
4170G	Cache Parity C.R. CR Par Parity C.R., bit 15 must be 1 for successful CR.																																																								
	<table border="1"> <thead> <tr> <th>CR</th> <th>Parity</th> <th>CR</th> <th>CP</th> <th>Group</th> <th>1</th> <th>Total</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>1</td> <td>2</td> </tr> <tr> <td>2</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>1</td> <td>1</td> </tr> <tr> <td>3</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>0</td> <td>1</td> </tr> <tr> <td>4</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>0</td> <td>1</td> </tr> <tr> <td>5</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>0</td> <td>1</td> </tr> <tr> <td>6</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>0</td> <td>2</td> </tr> </tbody> </table>	CR	Parity	CR	CP	Group	1	Total	0	*	*	*	*	1	1	1	*	*	*	*	1	2	2	*	*	*	*	1	1	3	*	*	*	*	0	1	4	*	*	*	*	0	1	5	*	*	*	*	0	1	6	*	*	*	*	0	2
CR	Parity	CR	CP	Group	1	Total																																																			
0	*	*	*	*	1	1																																																			
1	*	*	*	*	1	2																																																			
2	*	*	*	*	1	1																																																			
3	*	*	*	*	0	1																																																			
4	*	*	*	*	0	1																																																			
5	*	*	*	*	0	1																																																			
6	*	*	*	*	0	2																																																			

ID BUS REGISTER BIT CONFIGURATIONS

<p>0x000</p> <p>Address Parity (AP)</p>	<p>Read Only Located on M3210 (C10.00) (S000) (C10) (S000)</p> <p>Address Parity (AP)</p> <p>If Err Parity (E.P.), bit 15 must be set for meaningful info.</p> <table border="1"> <tr> <td>7</td> <td>Parity</td> <td>CR</td> <td>CR</td> <td>CR</td> <td>0</td> <td>CR</td> <td>0</td> </tr> <tr> <td>6</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>0</td> <td>*</td> <td>*</td> </tr> <tr> <td>5</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>0</td> <td>*</td> <td>*</td> </tr> <tr> <td>4</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>1</td> <td>*</td> <td>*</td> </tr> <tr> <td>3</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>1</td> <td>*</td> <td>*</td> </tr> <tr> <td>2</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>1</td> <td>*</td> <td>*</td> </tr> <tr> <td>1</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>1</td> <td>*</td> <td>*</td> </tr> <tr> <td>0</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>1</td> <td>*</td> <td>*</td> </tr> </table> <p>Read Only Located on M3215 (S000)</p>	7	Parity	CR	CR	CR	0	CR	0	6	*	*	*	*	0	*	*	5	*	*	*	*	0	*	*	4	*	*	*	*	1	*	*	3	*	*	*	*	1	*	*	2	*	*	*	*	1	*	*	1	*	*	*	*	1	*	*	0	*	*	*	*	1	*	*
7	Parity	CR	CR	CR	0	CR	0																																																										
6	*	*	*	*	0	*	*																																																										
5	*	*	*	*	0	*	*																																																										
4	*	*	*	*	1	*	*																																																										
3	*	*	*	*	1	*	*																																																										
2	*	*	*	*	1	*	*																																																										
1	*	*	*	*	1	*	*																																																										
0	*	*	*	*	1	*	*																																																										
<p>0x001</p> <p>Bit Fields</p> <p>0x000</p>	<p>NAME: M3207</p> <p>Description</p> <p>Reading pops bus address from data stack Writing pushes address on M10 stack</p> <p>Address - Control Bus (M3207) (S000)</p> <p>Read/Write Located on M3205 (C000)</p>																																																																
<p>0x002</p> <p>Bit Fields</p> <p>0x000</p>	<p>NAME: M3208</p> <p>Description</p> <p>Data used to compare micro PC bus address of stopping system clock with M3207</p> <p>Read/Write Located on M3205 (C000)</p>																																																																
<p>0x003</p> <p>Bit Fields</p> <p>0x0</p>	<p>NAME: M3209</p> <p>Description</p> <p>Event Parity</p> <p>Must set Inverts M32 parity</p> <p>Read/Write Located on M3205 (S000)</p>																																																																

ID BUS REGISTER BIT CONFIGURATIONS

02:10	Module 2 Counter
	Counter used to point to which of 911 quantity on WDS is to be written
	Read/Write
	Located on N205 (M205)
02:20	Control Store Address
	Use to Address WDS for writing
	Read/Write
	Located on N205 (M205)

10: 10	WDSs Not 20%
Bit Fields	Description
01:00	Ctrl
	Used to write data into WDS
07:00	Number of WDS Modules present
	0 1 0x0 0x000
	1 1 0x1 0x001
	2 1 0x2 0x002
	3 1 0x3 0x003
	4 1 0x4 0x004
	5 1 0x5 0x005
	6 1 0x6 0x006
	7 1 0x7 0x007
	8 1 0x8 0x008
	9 1 0x9 0x009
	10 1 0xA 0x00A
	11 1 0xB 0x00B
	12 1 0xC 0x00C
	13 1 0xD 0x00D
	14 1 0xE 0x00E
	15 1 0xF 0x00F
	16 1 0x10 0x010
	17 1 0x11 0x011
	18 1 0x12 0x012
	19 1 0x13 0x013
	20 1 0x14 0x014
	21 1 0x15 0x015
	22 1 0x16 0x016
	23 1 0x17 0x017
	24 1 0x18 0x018
	25 1 0x19 0x019
	26 1 0x1A 0x01A
	27 1 0x1B 0x01B
	28 1 0x1C 0x01C
	29 1 0x1D 0x01D
	30 1 0x1E 0x01E
	31 1 0x1F 0x01F
	32 1 0x20 0x020
	33 1 0x21 0x021
	34 1 0x22 0x022
	35 1 0x23 0x023
	36 1 0x24 0x024
	37 1 0x25 0x025
	38 1 0x26 0x026
	39 1 0x27 0x027
	40 1 0x28 0x028
	41 1 0x29 0x029
	42 1 0x2A 0x02A
	43 1 0x2B 0x02B
	44 1 0x2C 0x02C
	45 1 0x2D 0x02D
	46 1 0x2E 0x02E
	47 1 0x2F 0x02F
	48 1 0x30 0x030
	49 1 0x31 0x031
	50 1 0x32 0x032
	51 1 0x33 0x033
	52 1 0x34 0x034
	53 1 0x35 0x035
	54 1 0x36 0x036
	55 1 0x37 0x037
	56 1 0x38 0x038
	57 1 0x39 0x039
	58 1 0x3A 0x03A
	59 1 0x3B 0x03B
	60 1 0x3C 0x03C
	61 1 0x3D 0x03D
	62 1 0x3E 0x03E
	63 1 0x3F 0x03F
	64 1 0x40 0x040
	65 1 0x41 0x041
	66 1 0x42 0x042
	67 1 0x43 0x043
	68 1 0x44 0x044
	69 1 0x45 0x045
	70 1 0x46 0x046
	71 1 0x47 0x047
	72 1 0x48 0x048
	73 1 0x49 0x049
	74 1 0x4A 0x04A
	75 1 0x4B 0x04B
	76 1 0x4C 0x04C
	77 1 0x4D 0x04D
	78 1 0x4E 0x04E
	79 1 0x4F 0x04F
	80 1 0x50 0x050
	81 1 0x51 0x051
	82 1 0x52 0x052
	83 1 0x53 0x053
	84 1 0x54 0x054
	85 1 0x55 0x055
	86 1 0x56 0x056
	87 1 0x57 0x057
	88 1 0x58 0x058
	89 1 0x59 0x059
	90 1 0x5A 0x05A
	91 1 0x5B 0x05B
	92 1 0x5C 0x05C
	93 1 0x5D 0x05D
	94 1 0x5E 0x05E
	95 1 0x5F 0x05F
	96 1 0x60 0x060
	97 1 0x61 0x061
	98 1 0x62 0x062
	99 1 0x63 0x063
	100 1 0x64 0x064
	101 1 0x65 0x065
	102 1 0x66 0x066
	103 1 0x67 0x067
	104 1 0x68 0x068
	105 1 0x69 0x069
	106 1 0x6A 0x06A
	107 1 0x6B 0x06B
	108 1 0x6C 0x06C
	109 1 0x6D 0x06D
	110 1 0x6E 0x06E
	111 1 0x6F 0x06F
	112 1 0x70 0x070
	113 1 0x71 0x071
	114 1 0x72 0x072
	115 1 0x73 0x073
	116 1 0x74 0x074
	117 1 0x75 0x075
	118 1 0x76 0x076
	119 1 0x77 0x077
	120 1 0x78 0x078
	121 1 0x79 0x079
	122 1 0x7A 0x07A
	123 1 0x7B 0x07B
	124 1 0x7C 0x07C
	125 1 0x7D 0x07D
	126 1 0x7E 0x07E
	127 1 0x7F 0x07F
	128 1 0x80 0x080
	129 1 0x81 0x081
	130 1 0x82 0x082
	131 1 0x83 0x083
	132 1 0x84 0x084
	133 1 0x85 0x085
	134 1 0x86 0x086
	135 1 0x87 0x087
	136 1 0x88 0x088
	137 1 0x89 0x089
	138 1 0x8A 0x08A
	139 1 0x8B 0x08B
	140 1 0x8C 0x08C
	141 1 0x8D 0x08D
	142 1 0x8E 0x08E
	143 1 0x8F 0x08F
	144 1 0x90 0x090
	145 1 0x91 0x091
	146 1 0x92 0x092
	147 1 0x93 0x093
	148 1 0x94 0x094
	149 1 0x95 0x095
	150 1 0x96 0x096
	151 1 0x97 0x097
	152 1 0x98 0x098
	153 1 0x99 0x099
	154 1 0x9A 0x09A
	155 1 0x9B 0x09B
	156 1 0x9C 0x09C
	157 1 0x9D 0x09D
	158 1 0x9E 0x09E
	159 1 0x9F 0x09F
	160 1 0xA0 0x0A0
	161 1 0xA1 0x0A1
	162 1 0xA2 0x0A2
	163 1 0xA3 0x0A3
	164 1 0xA4 0x0A4
	165 1 0xA5 0x0A5
	166 1 0xA6 0x0A6
	167 1 0xA7 0x0A7
	168 1 0xA8 0x0A8
	169 1 0xA9 0x0A9
	170 1 0xAA 0x0AA
	171 1 0xAB 0x0AB
	172 1 0xAC 0x0AC
	173 1 0xAD 0x0AD
	174 1 0xAE 0x0AE
	175 1 0xAF 0x0AF
	176 1 0xB0 0x0B0
	177 1 0xB1 0x0B1
	178 1 0xB2 0x0B2
	179 1 0xB3 0x0B3
	180 1 0xB4 0x0B4
	181 1 0xB5 0x0B5
	182 1 0xB6 0x0B6
	183 1 0xB7 0x0B7
	184 1 0xB8 0x0B8
	185 1 0xB9 0x0B9
	186 1 0xBA 0x0BA
	187 1 0xBB 0x0BB
	188 1 0xBC 0x0BC
	189 1 0xBD 0x0BD
	190 1 0xBE 0x0BE
	191 1 0xBF 0x0BF
	192 1 0xC0 0x0C0
	193 1 0xC1 0x0C1
	194 1 0xC2 0x0C2
	195 1 0xC3 0x0C3
	196 1 0xC4 0x0C4
	197 1 0xC5 0x0C5
	198 1 0xC6 0x0C6
	199 1 0xC7 0x0C7
	200 1 0xC8 0x0C8
	201 1 0xC9 0x0C9
	202 1 0xCA 0x0CA
	203 1 0xCB 0x0CB
	204 1 0xCC 0x0CC
	205 1 0xCD 0x0CD
	206 1 0xCE 0x0CE
	207 1 0xCF 0x0CF
	208 1 0xD0 0x0D0
	209 1 0xD1 0x0D1
	210 1 0xD2 0x0D2
	211 1 0xD3 0x0D3
	212 1 0xD4 0x0D4
	213 1 0xD5 0x0D5
	214 1 0xD6 0x0D6
	215 1 0xD7 0x0D7
	216 1 0xD8 0x0D8
	217 1 0xD9 0x0D9
	218 1 0xDA 0x0DA
	219 1 0xDB 0x0DB
	220 1 0xDC 0x0DC
	221 1 0xDD 0x0DD
	222 1 0xDE 0x0DE
	223 1 0xDF 0x0DF
	224 1 0xE0 0x0E0
	225 1 0xE1 0x0E1
	226 1 0xE2 0x0E2
	227 1 0xE3 0x0E3
	228 1 0xE4 0x0E4
	229 1 0xE5 0x0E5
	230 1 0xE6 0x0E6
	231 1 0xE7 0x0E7
	232 1 0xE8 0x0E8
	233 1 0xE9 0x0E9
	234 1 0xEA 0x0EA
	235 1 0xEB 0x0EB
	236 1 0xEC 0x0EC
	237 1 0xED 0x0ED
	238 1 0xEE 0x0EE
	239 1 0xEF 0x0EF
	240 1 0xF0 0x0F0
	241 1 0xF1 0x0F1
	242 1 0xF2 0x0F2
	243 1 0xF3 0x0F3
	244 1 0xF4 0x0F4
	245 1 0xF5 0x0F5
	246 1 0xF6 0x0F6
	247 1 0xF7 0x0F7
	248 1 0xF8 0x0F8
	249 1 0xF9 0x0F9
	250 1 0xFA 0x0FA
	251 1 0xFB 0x0FB
	252 1 0xFC 0x0FC
	253 1 0xFD 0x0FD
	254 1 0xFE 0x0FE
	255 1 0xFF 0x0FF

ID BUS REGISTER BIT CONFIGURATIONS

ID#	NAME	
07	PICR	All Registers READ/WR
08	PIBA	
09	PIR	011:240 002:00 0000
0A	KTP	021:160 002:00 0000
0B	ESP	011:000 002:00 1000
0C	SEP	007:000 002:00 1000
0D	UDP	
0E	IUP	All Registers 24 thru 28
0F	PIUM	See notes on A maps
10	P.UM	on 0000, 0010
11	P.UM	
12	TR	20 thru 28
13	TR	See notes on B maps
14	TR	on 0000, 0010
15	TR	
16	TR	
17	TR	
18	TR	
19	TR	
1A	TR	
1B	TR	
1C	TR	
1D	TR	
1E	TR	
1F	TR	
20	PCCR	
21	PCCR	
22	PCCR	
23	PCCR	
24	PCCR	
25	PCCR	
26	PCCR	
27	PCCR	
28	PCCR	

Q-BUS SIGNAL DESCRIPTION

I/O Transfer Control Signals

Name	Description
BSYNC L	Synchronize - The bus master (LSI-II processor) asserts BSYNC L to indicate that it has placed an address on ADAL. CS1:CS0 L. The transfer is in progress until BSYNC L is negated.
BDIN L	Data Input - The LSI-II asserts BDIN L for two types of operations: <ol style="list-style-type: none"> <li data-bbox="311 495 767 589">1. When it is asserted during BSYNC L time, BDIN L signifies an input transfer with respect to the processor. It requires BREQ L as a response. The processor asserts BDIN L when it is ready to accept data from the slave device. <li data-bbox="311 608 767 667">2. When the processor asserts BDIN L without BSYNC L, it is requesting an interrupt vector from an interrupting device.
BDOUT L	Data Output - When the LSI-II processor asserts BDOUT L, valid data is on the bus for an output transfer to the processor to an I/O slave device. The slave device drives BDOUT L (pulled) before driving the data. The slave device requesting to the BDOUT L signal must assert BREQ L to complete the transfer.


G BUS SIGNAL DESCRIPTION

I/O Transfer Control Signals	
Name	Description
BWSTB \bar{L}	<p>Word/Byte – The host processor uses BWSTB\bar{L} to control bus cycles in two ways:</p> <ol style="list-style-type: none"> 1. The processor asserts BWSTB\bar{L} on the leading edge of HSYNC\bar{L} to indicate that an output sequence (DATA\bar{L} or DATA\bar{H}) is to follow. 2. The processor asserts BWSTB\bar{L} together with BDCYCLE\bar{L} on a DATAB cycle for extended timing.
BRPLY \bar{L}	<p>Reply – A slave device asserts BRPLY\bar{L} in response to SDIN\bar{L} and BDCYCLE\bar{L} on data transfers and in response to BIAKOL\bar{L} during interrupt transfers. BRPLY\bar{L} indicates that the slave has asserted input data on the bus, accepted output data from the bus, or asserted an interrupt vector on the bus.</p>
Interrupt Control Signals	
BIRQ \bar{L}	<p>Interrupt Request – A device asserts this signal when its interrupt enable and interrupt request flip-flops are set. BIRQ\bar{L} informs the processor that a device has data to send to the processor (input) or the processor has data to accept (output) from the processor. If the processor's BIRQEN bit is 0, the processor responds by acknowledging the request, asserting BIRK\bar{L} and BIAKOL\bar{L}.</p>
BIAKOL \bar{L} and BIAKL \bar{L}	<p>Interrupt Acknowledge Output and Interrupt Acknowledge Input – The processor uses this signal in response to an interrupt request (BIRQ\bar{L}). The processor asserts BIAKOL\bar{L} which is masked by the \bar{Q} bit on the BIAKL\bar{L} pin of the first device on the bus. If a device is requesting an interrupt (asserted BIRQ\bar{L}), it will block the passing of BIAKOL\bar{L} to the next device and then place the interrupt vector on the bus. At the same time the device will negate BIRQ\bar{L} and assert BRPLY\bar{L}. If the processor is asserting BIRQ\bar{L}, it asserts BIAKL\bar{L} to the next device via its own BIAKOL\bar{L} pin and the BIAKL\bar{L} pin of the next previous device.</p>
Address and Data Signals	
BDAL <15:0> \bar{L}	<p>These 16 lines form the data/address path. Address information is first placed on the bus by the bus master (processor). The processor then either receives input data from or transmits output data to the addressed slave device or memory located over the same 16 bus lines.</p>
BBS \bar{L}	<p>Bank Select – The bus master asserts BBS\bar{L} when an address in the upper 4K bank (address in the 25K-32K range) is placed on the bus. HSYNC\bar{L} is then asserted, and BBS\bar{L} remains active for the duration of the addressing portion of the bus cycle.</p>

Q BUS SIGNAL DESCRIPTION

Initiation/Status Power Fail Signals	
Name	Description
SPOK B	Power OK - The power supply asserts this signal when primary power is normal. If SPOK B is negated during processor operation, the processor inhibits a power fail response.
RDCOK H	DC Power OK - The power supply asserts this signal when three sufficient dc voltage potentials are present to enable system operation.
INIT L	Initialize - The processor asserts INIT L to initialize or clear all devices connected to the Q bus. This signal is generated in response to a power up condition (the negated condition of RDCOK H).
Halt and Refresh Signals	
SHALT L	Processor Halt - When SHALT L is asserted, the processor responds by halting normal program execution. Processor interrupts are ignored, but memory refresh interrupts are executed if WA or the processor mode is normal. When the processor is in the halt state, it executes the GDT (non-zero, involving memory device (MEMDEV) operation.
BREF L	Memory Refresh - This signal can be asserted by a processor to generate periodic refresh interrupt requests (to be exhibited) memory on a local device. BREF L forces all dynamic CMOS memory units to be refreshed for each BVMN1, BVMN1 bus transaction.


CIB O BUS REGISTERS (LOWER)



TEMP DATA (123)
 12345678901234567890
 12345678901234567890
 12345678901234567890
 12345678901234567890


1-88

SBI CONFIGURATION



TC 1177

SBI PARITY FIELD CONFIGURATION



TC 0162

SBI FIELD DESCRIPTION

Field	Description
Arbitration Group	
Arbitration Field (A) (15:00)	Establishes a fixed priority among nodes for access to and control of the information transfer path.
Information Transfer Group	
Information Field (I) (1:00)	Bi-directional. Lines that transfer data, command/address and interrupt information between nodes.
Mask Field (M) (10:00)	Primary function: specified to indicate a particular byte within the 32-bit information field (I) (1:00). Secondary function: in conjunction with the tag field, indicates a particular type of node data.
Identifier Field (ID) (4:00)	Identifies the logical source or destination of information contained in B (3:00).
Tag Field (TAG) (2:00)	Defines the transmit or receive information types and the interpretation of the content of the ID and information fields.
Function Code (F) (3:00)	Specifies the command code, in conjunction with the tag field. This field is part of the 32-bit information field.
Priority Code (P) (0:00)	Provides user priority for all information transfer path fields.
Response Group	
Confirmation Field (CONF) (7:00)	Preceder by a matching request to qualify one of four response types and indicate its capability to respond to the transmitter's request.
Fault Code (FAULT)	A cumulative error code to the CPU that indicates one of several errors stored in the transmitting node's 800H register and the associated SBI cycle in which the error occurred.

SBI FIELD DESCRIPTION

Field	Description
Interrupt Request Group	
Request Field (REQ (REQ))	Allows a device to request an interrupt to service a condition requiring CPU intervention. Each request line represents a level of interrupt request priority.
Alert Field (ALERT)	A synchronous status line that allows those devices not equipped with an interrupt mechanism to indicate a change in power or operating conditions.
Control Group	
Clock Field (CLOCK)	SIX CONTROL lines that provide the clock signals necessary to synchronize SBI activity.
Reset Field (RST)	A single line from the reset device to provide a reset signal to the CPU to initiate a system reset operation.
Dead Field (DEAD)	A single line to the CPU to indicate an outstanding clock glitch or SBI termination without power failure.
Major Field (MARM)	A single line from the CPU to attached devices that indicates a reset operation.
Interrupt Field (INTK)	A single line that provides coordination among buses according to certain read/write commands to ensure exclusive access to shared data programs.

SBI I/O REGISTER ADDRESSING

00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000

IO REGISTER ADDRESS	IO REGISTER NAME	IO REGISTER ADDRESS
00000000	PROGRAM COUNTER	00000000
00000001	STATUS REGISTER	00000001
00000002	CONTROL REGISTER	00000002
00000003	ADDRESS REGISTER	00000003
00000004	DATA REGISTER	00000004
00000005	CONTROL REGISTER	00000005
00000006	CONTROL REGISTER	00000006
00000007	CONTROL REGISTER	00000007
00000008	CONTROL REGISTER	00000008
00000009	CONTROL REGISTER	00000009
0000000A	CONTROL REGISTER	0000000A
0000000B	CONTROL REGISTER	0000000B
0000000C	CONTROL REGISTER	0000000C
0000000D	CONTROL REGISTER	0000000D
0000000E	CONTROL REGISTER	0000000E
0000000F	CONTROL REGISTER	0000000F
00000010	CONTROL REGISTER	00000010
00000011	CONTROL REGISTER	00000011
00000012	CONTROL REGISTER	00000012
00000013	CONTROL REGISTER	00000013
00000014	CONTROL REGISTER	00000014
00000015	CONTROL REGISTER	00000015
00000016	CONTROL REGISTER	00000016
00000017	CONTROL REGISTER	00000017
00000018	CONTROL REGISTER	00000018
00000019	CONTROL REGISTER	00000019
0000001A	CONTROL REGISTER	0000001A
0000001B	CONTROL REGISTER	0000001B
0000001C	CONTROL REGISTER	0000001C
0000001D	CONTROL REGISTER	0000001D
0000001E	CONTROL REGISTER	0000001E
0000001F	CONTROL REGISTER	0000001F

SBI INFORMATION TRANSFER FORMATS

READ DATA FORMAT

DATA	DATA	DATA
------	------	------

CORRECTED READ DATA FORMAT

DATA	DATA	DATA
------	------	------

READ DATA WITH TIME FORMAT

DATA	DATA	DATA
------	------	------

INTEGRITY CHECK RESPONSE FORMAT

DATA	DATA	DATA
------	------	------

COMMAND ADDRESS FORMAT FOR DATA MESSAGES

DATA	DATA	DATA
------	------	------

COMMAND ADDRESS FORMAT FOR WRITE MESSAGES

DATA	DATA	DATA
------	------	------

COMMAND ADDRESS FORMAT FOR DISK-TO-DISK MESSAGES

DATA	DATA	DATA
------	------	------

COMMAND ADDRESS FORMAT FOR INTER-DC-A/DC MESSAGES

DATA	DATA	DATA
------	------	------

COMMAND ADDRESS FORMAT FOR INTER-DC-A/DC MESSAGES

DATA	DATA	DATA
------	------	------

COMMAND ADDRESS FORMAT FOR INTER-DC-A/DC MESSAGES

DATA	DATA	DATA
------	------	------

WRITE DATA FORMAT

DATA	DATA	DATA
------	------	------

INTEGRITY CHECK FIELD FORMAT

DATA	DATA	DATA
------	------	------

3-60


SBI FAULTS

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VERUS TYPE CPU:																															
PAR FLT	URD FLT	WKT FLT																													


SBI SIGNALS, BACKPLANE PINS

	A	B	C	D	E	F
10						200 501 201A
11	5 V		5 V			200 501 201B
12	5 V		5 V			200 501 201C
13	5 V		5 V			200 501 201D
14	5 V		5 V			200 501 201E
15	5 V		5 V			200 501 201F
16	5 V		5 V			200 501 201G
17	5 V		5 V			200 501 201H
18	5 V		5 V			200 501 201I
19	5 V		5 V			200 501 201J
20	5 V		5 V			200 501 201K
21	5 V		5 V			200 501 201L
22	5 V		5 V			200 501 201M
23	5 V		5 V			200 501 201N
24	5 V		5 V			200 501 201O
25	5 V		5 V			200 501 201P
26	5 V		5 V			200 501 201Q
27	5 V		5 V			200 501 201R
28	5 V		5 V			200 501 201S
29	5 V		5 V			200 501 201T
30	5 V		5 V			200 501 201U
31	5 V		5 V			200 501 201V
32	5 V		5 V			200 501 201W
33	5 V		5 V			200 501 201X
34	5 V		5 V			200 501 201Y
35	5 V		5 V			200 501 201Z
36	5 V		5 V			200 501 201AA
37	5 V		5 V			200 501 201AB
38	5 V		5 V			200 501 201AC
39	5 V		5 V			200 501 201AD
40	5 V		5 V			200 501 201AE
41	5 V		5 V			200 501 201AF
42	5 V		5 V			200 501 201AG
43	5 V		5 V			200 501 201AH
44	5 V		5 V			200 501 201AI
45	5 V		5 V			200 501 201AJ
46	5 V		5 V			200 501 201AK
47	5 V		5 V			200 501 201AL
48	5 V		5 V			200 501 201AM
49	5 V		5 V			200 501 201AN
50	5 V		5 V			200 501 201AO
51	5 V		5 V			200 501 201AP
52	5 V		5 V			200 501 201AQ
53	5 V		5 V			200 501 201AR
54	5 V		5 V			200 501 201AS
55	5 V		5 V			200 501 201AT
56	5 V		5 V			200 501 201AU
57	5 V		5 V			200 501 201AV
58	5 V		5 V			200 501 201AW
59	5 V		5 V			200 501 201AX
60	5 V		5 V			200 501 201AY
61	5 V		5 V			200 501 201AZ
62	5 V		5 V			200 501 201BA
63	5 V		5 V			200 501 201BB
64	5 V		5 V			200 501 201BC
65	5 V		5 V			200 501 201BD
66	5 V		5 V			200 501 201BE
67	5 V		5 V			200 501 201BF
68	5 V		5 V			200 501 201BG
69	5 V		5 V			200 501 201BH
70	5 V		5 V			200 501 201BI
71	5 V		5 V			200 501 201BJ
72	5 V		5 V			200 501 201BK
73	5 V		5 V			200 501 201BL
74	5 V		5 V			200 501 201BM
75	5 V		5 V			200 501 201BN
76	5 V		5 V			200 501 201BO
77	5 V		5 V			200 501 201BP
78	5 V		5 V			200 501 201BQ
79	5 V		5 V			200 501 201BR
80	5 V		5 V			200 501 201BS
81	5 V		5 V			200 501 201BT
82	5 V		5 V			200 501 201BU
83	5 V		5 V			200 501 201BV
84	5 V		5 V			200 501 201BW
85	5 V		5 V			200 501 201BX
86	5 V		5 V			200 501 201BY
87	5 V		5 V			200 501 201BZ
88	5 V		5 V			200 501 201CA
89	5 V		5 V			200 501 201CB
90	5 V		5 V			200 501 201CC
91	5 V		5 V			200 501 201CD
92	5 V		5 V			200 501 201CE
93	5 V		5 V			200 501 201CF
94	5 V		5 V			200 501 201CG
95	5 V		5 V			200 501 201CH
96	5 V		5 V			200 501 201CI
97	5 V		5 V			200 501 201CJ
98	5 V		5 V			200 501 201CK
99	5 V		5 V			200 501 201CL
100	5 V		5 V			200 501 201CM


MEMORY BLOCK DIAGRAM, PART 1



MEMORY BLOCK DIAGRAM, PART 2



MEMORY I/O DATA LOGIC




99-011

MEMORY CONFIGURATION REGISTER B

CONFIG ADDRESS

2000 500

REGISTER



FILE
HEAD
COUNT

FILE
HEAD
COUNT

WRITE WITH FILE HEAD COUNT
OF FILE CL. TO APT. 10000,
SO DATA TRANSFER IN THE
MEMORY

WRITE ENABLE FOR
PROGRAMS

START ADDRESS
STARTING ADDRESS
ADDRESS 150
ADDRESS 50

MEMORY
OF THE
ADDRESS
ADDRESS
ADDRESS

DO NOT SET

WRITE TO 1000-10000

WRITE TO 1000-10000

FORCE DATA AT ADDRESS AND ADDRESS

WRITE '1' TO FORCE DATA


WRITE '0' TO CLEAR DATA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

STARTING ADDRESS MEMORY INTO
BOUNDARIES


MUST BE 1 FOR WRITE

USA (DN780) BLOCK DIAGRAM




SBI TO UNIBUS CONTROL ADDRESS TRANSLATION

SBI COMMAND ADDRESS FORMAT




TC002

SIMPLIFIED FLOW OF MAJOR CONTROL FUNCTIONS WITHIN THE USA




UBA REGISTERS

UBA CONFIGURATION REGISTER, BIT CONFIGURATION



7-2114


UBA CONTROL REGISTER, BIT CONFIGURATION



7-2123


UBA REGISTERS

UBA STATUS REGISTER, BIT CONFIGURATION



10-2124


UBA DIAGNOSTIC CONTROL REGISTER, BIT CONFIGURATION




10-2124

UBA REGISTERS


UBA FAILED MAF ENTRY REGISTER, BIT CONFIGURATION



UBA FAILED UNIBUS ADDRESS REGISTER, BIT CONFIGURATION




UBA BUFFER SELECTION VERIFICATION REGISTER, BIT CONFIGURATION




UBA REGISTERS

UBA BR RECEIVE VECTOR REGISTER, BIT CONFIGURATION




TC 2007

UBA DATA PATH REGISTER, BIT CONFIGURATION




TC 2007

UBA MAP REGISTER, BIT CONFIGURATION



TC 2007

UNIBUS CONFIGURATION



3-22

UNIBUS SIGNAL DESCRIPTION

Signal Line	Description
Data Transfer Group	
Address Lines (A0 (15:0))	These lines are used by the master device to select the slave internally a unique memory or device register address. SA (17:0) specifies a unique 18-bit word; SA00 specifies a register for the word.
Data Lines (D0 (16:0))	These lines transfer information between master and slave.
Control (C0-C3)	These signals are used by the master device to control the slave as one of the four possible data transfer operations specified below. Note that the master function is always designated with respect to the master device.
C0 (CS)	Data In (DAI): A data word or byte transferred into the device from the slave.
C1 (C)	Data In Probe (DAP): Similar to DAI except that it always is followed by a DACT0; it is the same function.
C2 (C)	Data Out (DAO): A data word is transferred out of the master to the slave.
C3 (C)	Data Out Probe (DAP): Identical to DAI except a byte is transferred instead of a full word.
Priority 3 (PA, PB)	These signals transfer Unibus priority information. PA is currently unused and not signaled. PB, when true, indicates a device priority error.
Master Synchronization (MSYN)	MSYN is asserted by the master to indicate to the slave that valid address and control information (see data on a HAST0 or HASTC) is present on the bus.
Slave Synchronization (SSYN)	SSYN is asserted by the slave. On a DACT0 it indicates that the slave has finished its write data. On a DACTP it indicates that the slave has received read data on the Unibus.
Interrupt (INT)	This signal is asserted by an interrupting device after it becomes bus master. It informs the CPU that an interrupt is to be performed, and that the interrupt vector is present on the bus. INT is signaled upon receipt of the assertion of SSYN by the CPU at the end of the transaction. INT may be asserted only by a device that either has mastership under the authority of a RG signal.
Priority Arbitration Group	
Bus Request (BR0-BR4)	These signals are used by peripheral devices to request control of the bus for a make-up operation.
Bus Grant (BG0-BG4)	These signals form the CPU and CBA response to a bus request. Only one of the four will be asserted at any time.

UNIBUS SIGNAL DESCRIPTION

Signal Name	Description
Memory Arbitration Group (GANK)	
Nonprocessor Request (NPR)	This is a bus request from a device for a transfer of memory (CPU instruction bus, DMA).
Nonprocessor Grant (NPG)	This is the grant or response to an NPR.
Selective Acknowledgment (SACK)	SACK is asserted by a bus requester indicating that it receives a grant. Bus control passes to the device when the grantee has no more simultaneous operations.
Bus Busy (BBY#)	BBY# indicates that the control of the bus is to be asserted by the Controller.
Installation Group	
Interrupt (INT#)	This signal is asserted by the controller board (CPU) when DC LO is asserted on the channel and it has a source for 100 ns to allow the assertion of DC LO.
AC Line Load (AC LL)	This is an auxiliary signal that asserts on a pending power failure. AC LL initiates the power failure sequence and is used in conjunction with a term time operation to prevent a power loss.
DC Line Load (DC LL)	This signal is active from each system power supply and indicates that as long as all or either are within the specified limits. If an out-of-tolerance condition occurs, DC LO is asserted.

Pin	Standard Signal	Modified Signal	Pin	Standard Signal	Modified Signal	FIG	Standard Signal	Modified Signal
A41	INT1	INT	A41	GROUND	PO	B5	A31 L	A31 L
A42	+5V	+5V	A42	SSYS L	SSYS L	B6	A40 L	A30 L
A43	INTR1	INTR1	A43	GROUND	BAT BACKUP +5V	B7	A37 L	A37 L
A44	GROUND	TEST POINT	A44	SACK L	SACK L	B8	A46 L	A32 L
A45	DC1	DC1	A45	GROUND	BAT BACKUP +5V	B9	A45 L	A35 L
A46	GROUND	GROUND	A46	NPR L	NPR L	BK2	A44 L	A34 L
A47	DC2 L	DC2 L	A47	GROUND	GROUND	DL1	A37 L	A37 L
A48	DC1 L	DC1 L	A48	BR7 L	BR7 L	DF2	A45 L	A39 L
A49	DC4 L	DC4 L	A49	SPH1	120V	DX1	A37 L	A37 L
A50	DC2 L	DC3 L	A50	BR5 L	BR6 L	DM2	A38 L	A38 L
A51	DC L	DC6 L	A51	BC7 H	+20V	BN1	A11 L	A1 L
A52	DC5 L	DC5 L	A52	GROUND	120V	BN2	A10 L	A10 L
A53	DC6 L	DC6 L	A53	BC5 H	SPARE	UP1	A13 L	A12 L
A54	DC7 L	DC7 L	A54	+5V	+5V	UP2	A12 L	A12 L
A55	D12 L	D1 L	B3	RC5 H	SPARE	BR1	A15 L	A15 L
A56	DC8 L	DC9 L	B32	GROUND	TEST POINT	BR2	A15 L	A14 L
A57	D13 L	D12 L	B37	BR3 L	BR3 L	BS	A17 L	A17 L
A58	D1 L	D1 L	B42	GROUND	GROUND	BS2	A16 L	A15 L
A59	D14 L	D14 L	B43	GROUND	BAT BACKUP +5V	BT1	GROUND	GROUND
A60	D15 L	D13 L	B44	BR4 L	BR4 L	BT2	CL	CL
A61	PA L	PA L	B45	GROUND	SP1 SSYN*	BU1	SSYS L	SSYS L
A62	DC9 L	DC9 L	B46	BC7 H	PAR-DUP*	BU2	CC L	CC L
A63	GROUND	PA	B47	AC10 L	AC10 L	BU3	MSYS L	KSSYN L
A64	PB L	PB L	B48	D14 L	DL10 L	BU2	GROUND	5V

*As per the pinout manual.

UBA #	DEVICE	UNIBUS ADDRESS (OCTAL)	SBY ADDRESS (HEX)	11/780 PHYSICAL ADDRESS (HEX)	VECTORS (HEX)
0	CR11/CRS1	777160	0804FF9C	2013FF70	08
0	CR11/CRD1	777162	0804FF9C	2013FF72	
0	CR11/CRU2	777164	0804FF9D	2013FF74	E0
0	CR11/CRUT	777514	0804FFD2	2013FF9C	
0	CR11/LRDR	777516	0804FFD3	2013FF9F	(739)
0	RK611CS1	777440	0804FFC8	2013FF76	
0	RK611 MC	777442	0804FFC8	2013FF72	
0	RK611 BA	777444	0804FFC9	2013FF74	
0	RK611 DA	777446	0804FFC9	2013FF76	
0	RK611 CS2	777450	0804FFCA	2013FF78	
0	RK611 SE	777452	0804FFCA	2013FF7a	
0	RK611 SKK	777454	0804FFCB	2013FF7c	
0	RK611 A&D	777456	0804FFCB	2013FF7E	
0	RK611 C&L	777458	0804FFCC	2013FF70	
0	UN753D	777462	0804FFCD	2013FF72	
0	RK611 CR	777464	0804FFCD	2013FF74	
0	RK611 HRL	777466	0804FFCD	2013FF76	
0	RK611 R	777470	0804FFCE	2013FF78	
0	RK611 R	777472	0804FFCF	2013FF7A	
0	RK611 MD2	777474	0804FFCF	2013FF7C	
0	RK611 MD3	777476	0804FFCF	2013FF7E	
0	U211	Floating addresses and vectors			
0	UMC11	according to FDP-11			
0	CR11-U	convention			

RKB11 REGISTER CONTENTS

D. CHANNEL ADDRESS REGISTER 1 RDCS1												REFLOW TC				UNIT 05 ADDRESS 11, 1A, 1	SYSTEM PHYSICAL # 12 ADDRESS - 20, # 05, # 05																																																		
16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00			
	01	00	00		00	00				00	1E	0	1	03	02	00																																																			
CELL		C*MC				SAB												...	440	2012-000																																															
LCL												...																																																							
WORD LINK REGISTER																																																																
RDCS1																																																																
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00				
1E	04	12	12							07	06	17	06				1E	04	12	12							07	06	17	06				1E	04	12	12							07	06	17	06				1E	04	12	12							07	06	17	06			
RDCS2																																																																
RDCS3																																																																
RDCS4																																																																
RDCS5																																																																
RDCS6																																																																
RDCS7																																																																
RDCS8																																																																
RDCS9																																																																
RDCS10																																																																
RDCS11																																																																
RDCS12																																																																
RDCS13																																																																
RDCS14																																																																
RDCS15																																																																
RDCS16																																																																
RDCS17																																																																
RDCS18																																																																
RDCS19																																																																
RDCS20																																																																
RDCS21																																																																
RDCS22																																																																
RDCS23																																																																
RDCS24																																																																
RDCS25																																																																
RDCS26																																																																
RDCS27																																																																
RDCS28																																																																
RDCS29																																																																
RDCS30																																																																
RDCS31																																																																
RDCS32																																																																
RDCS33																																																																
RDCS34																																																																
RDCS35																																																																
RDCS36																																																																
RDCS37																																																																
RDCS38																																																																
RDCS39																																																																
RDCS40																																																																
RDCS41																																																																
RDCS42																																																																
RDCS43																																																																
RDCS44																																																																
RDCS45																																																																
RDCS46																																																																
RDCS47																																																																
RDCS48																																																																
RDCS49																																																																
RDCS50																																																																
RDCS51																																																																
RDCS52																																																																
RDCS53																																																																
RDCS54																																																																
RDCS55																																																																
RDCS56																																																																
RDCS57																																																																
RDCS58																																																																
RDCS59																																																																
RDCS60																																																																
RDCS61																																																																
RDCS62																																																																
RDCS63																																																																
RDCS64																																																																
RDCS65																																																																
RDCS66																																																																
RDCS67																																																																
RDCS68																																																																
RDCS69																																																																
RDCS70																																																																
RDCS71																																																																
RDCS72																																																																
RDCS73																																																																
RDCS74																																																																
RDCS75																																																																
RDCS76																																																																
RDCS77																																																																
RDCS78																																																																
RDCS79																																																																
RDCS80																																																																
RDCS81																																																																
RDCS82																																																																
RDCS83																																																																
RDCS84																																																																
RDCS85																																																																
RDCS86																																																																
RDCS87																																																																
RDCS88																																																																
RDCS89																																																																
RDCS90																																																																
RDCS91																																																																
RDCS92																																																																
RDCS93																																																																
RDCS94																																																																
RDCS95																																																																
RDCS96																																																																
RDCS97																																																																
RDCS98																																																																
RDCS99																																																																
RDCS100																																																																

RK611 REGISTER CONTENTS

REGISTER NAME	ADDRESS	DATA	DESCRIPTION
CONTROL AND STATUS REGISTER 2	0000	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	CONTROL AND STATUS REGISTER 2
DRIVE STATUS REGISTER	0001	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	DRIVE STATUS REGISTER
FRONT POSITION REGISTER	0002	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	FRONT POSITION REGISTER
AT POSITION REGISTER	0003	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	AT POSITION REGISTER

RK611 REGISTER CONTENTS

ADDRESS OF INTR REGISTERS

REG 10

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
0	0	0	0	0	0	00	00	00	00	00	00	00	00	00	00

SYSTEM
FUNCTION
TYPE
ADDRESS
REGISTER
HEX

INTR

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00

DATA BUS

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

DATA BUS

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00

DATA BUS

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00

DATA BUS

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
0	0	0	0	0	0	00	00	00	00	00	00	00	00	00	00

DATA BUS

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
0	0	0	0	0	0	00	00	00	00	00	00	00	00	00	00

DATA BUS


15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00

DATA BUS


15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00

DISEASE/INFECTION	WORLD																				INCUBATION PERIOD (DAYS)	REPRODUCTION NUMBER		
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20				
ADVERTISED	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10
ADVERTISED	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10
ADVERTISED	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10
ADVERTISED	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10
ADVERTISED	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10

AREA (H178U) BLOCK DIAGRAM, PART 1




MBA (RH780) BLOCK DIAGRAM, PART 2



OFFSET FROM LINE SBI ADDRESS	REGISTER	OFFSET FROM BASE PHYSICAL ADDRESS	
00	Configuration Register (CSR)	00	R/W
01	Control Register (CR)	04	R/W
02	Status Register (SR)	08	R/W
04	Virtual Address Register (VAH)	0C	R/W
05	Byte Counter Register (BCR)	10	R/W
06	Diagnostic Register (DR)	14	R/W
07	Selected MAP Register (SMR)	18	Read only
08	Command/Address Register (CAR)	1A	Read only


MBA REGISTERS

MBA CONFIGURATION/STATUS REGISTER, BIT CONFIGURATION



TC-088

MBA CONTROL REGISTER, BIT CONFIGURATION




NOTE: ALL BITS ARE READ/WRITE EXCEPT INITIALIZE WHICH ALWAYS READS AS 0

TC-088

MBA REGISTERS

MBA STATUS REGISTER, BIT CONFIGURATION



NOTE: BIT 1 IS CLEAR BUSY IN THIS REGISTER EXCEPT BIT 1 WHICH IS READ ONLY.

TABLE 1

MBA VIRTUAL ADDRESS REGISTER, BIT CONFIGURATION




TABLE 2

MASBUS DISK DRIVE REGISTER ADDRESS CALCULATION CHART


Let MBA Base Address = 00016400
 and MBA Base Address = 00012400

REGISTER NUMBER	DRIVE TYPE		DRIVE NUMBER								
	RD (DISK)	RM (DISK)	0	1	2	3	4	5	6	7	
0	001	RNDK1		80	100	180	200	280	300	380	400
1	08	RNDK2	001	90	110	190	210	290	310	390	410
2	10	RMR1	08	88	108	188	208	288	308	388	408
3	12	RMR2	08	8C	10C	18C	20C	28C	30C	38C	40C
4	14	MS	10	90	110	190	210	290	310	390	410
5	16	DA	14	94	114	194	214	294	314	394	414
6	18	4MD1	18	98	118	198	218	298	318	398	418
7	1A	LA	1C	9C	11C	19C	21C	29C	31C	39C	41C
8	1B	EM	20	AC	120	200	220	300	320	400	420
9	1D	OPF	24	A4	124	204	224	304	324	404	424
A	1E	DCA	28	A8	128	208	228	308	328	408	428
B	1F	CDA	2C	AC	12C	20C	22C	30C	32C	40C	42C
C	20	LR2	30	B0	130	210	230	310	330	410	430
D	22	BR1	34	B4	134	214	234	314	334	414	434
E	24	ECCPOS	38	B8	138	218	238	318	338	418	438
F	26	ROCPAT	3C	BC	13C	21C	23C	31C	33C	41C	43C
-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-
-F	30	-	7C	FC	17C	19C	27C	29C	37C	39C	47C

RM103 REGISTER CONTENTS

10	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	473	474	475	476	477	478	479	480	481	482	483	484	485	486	487	488	489	490	491	492	493	494	495	496	497	498	499	500	501	502	503	504	505	506	507	508	509	510	511	512	513	514	515	516	517	518	519	520	521	522	523	524	525	526	527	528	529	530	531	532	533	534	535	536	537	538	539	540	541	542	543	544	545	546	547	548	549	550	551	552	553	554	555	556	557	558	559	560	561	562	563	564	565	566	567	568	569	570	571	572	573	574	575	576	577	578	579	580	581	582	583	584	585	586	587	588	589	590	591	592	593	594	595	596	597	598	599	600	601	602	603	604	605	606	607	608	609	610	611	612	613	614	615	616	617	618	619	620	621	622	623	624	625	626	627	628	629	630	631	632	633	634	635	636	637	638	639	640	641	642	643	644	645	646	647	648	649	650	651	652	653	654	655	656	657	658	659	660	661	662	663	664	665	666	667	668	669	670	671	672	673	674	675	676	677	678	679	680	681	682	683	684	685	686	687	688	689	690	691	692	693	694	695	696	697	698	699	700	701	702	703	704	705	706	707	708	709	710	711	712	713	714	715	716	717	718	719	720	721	722	723	724	725	726	727	728	729	730	731	732	733	734	735	736	737	738	739	740	741	742	743	744	745	746	747	748	749	750	751	752	753	754	755	756	757	758	759	760	761	762	763	764	765	766	767	768	769	770	771	772	773	774	775	776	777	778	779	780	781	782	783	784	785	786	787	788	789	790	791	792	793	794	795	796	797	798	799	800	801	802	803	804	805	806	807	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900	901	902	903	904	905	906	907	908	909	910	911	912	913	914	915	916	917	918	919	920	921	922	923	924	925	926	927	928	929	930	931	932	933	934	935	936	937	938	939	940	941	942	943	944	945	946	947	948	949	950	951	952	953	954	955	956	957	958	959	960	961	962	963	964	965	966	967	968	969	970	971	972	973	974	975	976	977	978	979	980	981	982	983	984	985	986	987	988	989	990	991	992	993	994	995	996	997	998	999	1000
----	---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	------





TM03 REGISTER CONTENTS



TM03 REGISTER CONTENTS

REGISTER
ADDRESS

0-FHEE
(HEX)



MASSBUS SIGNAL CABLE PIN ASSIGNMENTS

Master Signal Cable Designation

Code	Pin	Polarity	Designation
Master Cable A	A	-	MASS D00
	B	-	
	C	+	MASS D01
	D	+	
	E	-	MASS D02
	F	+	
	G	-	MASS D03
	H	-	
	I	+	MASS D04
	J	+	
	K	-	MASS D05
	L	+	
	M	-	MASS D06
	N	-	
	O	+	MASS D07
	P	+	
	Q	-	MASS D08
	R	-	
	S	+	MASS D09
	T	+	
	U	-	MASS D10
	V	-	
	W	+	MASS D11
	X	+	
	Y	-	MASS D12
	Z	-	
	AA	+	MASS D13
	BB	+	
	CC	-	MASS D14
	DD	-	
	EE	+	MASS D15
	FF	+	
	GG	-	MASS D16
HH	-		
II	+	MASS D17	
JJ	+		
KK	-	MASS D18	
LL	-		
MM	+	MASS D19	
NN	+		
OO	-	MASS D20	
PP	-		
QQ	+	MASS D21	
RR	+		
SS	-	MASS D22	
TT	-		
UU	+	MASS D23	
VV	+		

Master Signal Cable Designation


Code	Pin	Polarity	Designation
Master Cable B	A	-	MASS D24
	B	-	
	C	+	MASS D25
	D	-	
	E	+	MASS D26
	F	+	
	G	-	MASS D27
	H	-	
	I	+	MASS D28
	J	+	
	K	-	MASS D29
	L	+	
	M	-	MASS D30
	N	-	
	O	+	MASS D31
	P	+	
	Q	-	MASS D32
	R	-	
	S	+	MASS D33
	T	+	
	U	-	MASS D34
	V	-	
	W	+	MASS D35
	X	+	
	Y	-	MASS D36
	Z	-	
	AA	+	MASS D37
	BB	+	
	CC	-	MASS D38
	DD	-	
	EE	+	MASS D39
	FF	+	
	GG	-	MASS D40
	HH	-	
	II	+	MASS D41
	JJ	+	
	KK	-	MASS D42
	LL	-	
	MM	+	MASS D43
	NN	+	
	OO	-	MASS D44
	PP	-	
QQ	+	MASS D45	
RR	+		
SS	-	MASS D46	
TT	-		
UU	+	MASS D47	
VV	+		

Note 1: pin designations

Note 2: pin numbers may be found printed on the cable

SECTION 4
CONFIGURATION JUMPERS

KA780 TR, SYS.ID REGISTER JUMPERS



PK Arbitration Code:

SIGNAL NAME	1M	1N	1H	1L	KLINE HI/LO PWR7 to
	SRL	SRL	SRL	SRL	
	0	1	0	1	
1	--	--	--	1	FD001
2	--	--	1	1	FD001
3	--	--	1	1	FD001
4	--	--	1	1	FD002
5	--	1	1	--	FD002
6	--	1	--	--	FD001
7	--	1	1	--	FD002
8	--	1	1	1	FD001
9	1	--	--	--	FD001
10	1	--	1	1	FD001
11	1	--	1	1	FD002
12	1	--	1	1	FD002
13	1	1	--	1	FD001
14	1	1	--	1	FD001
15	1	1	1	1	FD002
16	1	1	1	1	FD002

SYSTEM ID Register
Remove Jumper to Assert Bit

Bit	Jumper	Signal
1	011	00
2	011	01
3	011	02
4	011	03
5	011	04
6	011	05
7	011	06
8	011	07
9	011	08
10	011	09
11	011	10
12	011	11
13	011	12
14	011	13
15	011	14
16	011	15
17	011	16
18	011	17
19	011	18
20	011	19
21	011	20
22	011	21
23	011	22
24	011	23
25	011	24
26	011	25
27	011	26
28	011	27
29	011	28
30	011	29
31	011	30

	WCS SLOT 20 J11					OPTIONAL WCS SLOT 18 J11				
	VV	TT	RR	NN	LL	FF	DD	BB	Z	X
0-1K	T	I	I	I	--	I	I	I	I	--
1-2K	I	T	T	--	I	I	I	I	--	I
2-3K	I	T	--	I	I	I	I	--	I	I
3-4K	T	--	I	I	I	I	--	I	I	I
4-5K	--	T	I	I	--	--	I	I	I	--
5-6K	--	I	I	--	T	--	I	I	--	I
6-7K	--	I	--	T	T	--	I	I	I	I
7-8K	--	--	I	I	I	--	I	I	I	I

PCS
SLOT 22
J12

L J K D B

0-4K --- -- -- -- --

MS780 CONFIGURATION FOR REV H BACKPANEL

WATER CONNECTION
for REV H Backpanel

COOLING CONNECTION
FOR REV H BACKPANEL

MS MIC MILL M-2

MS MIC MILL M-2

MS MIC MILL M-2

MS MIC MILL M-2

MS MIC MILL M-2	MS MIC MILL M-2	MS MIC MILL M-2	MS MIC MILL M-2	MS MIC MILL M-2	MS MIC MILL M-2	MS MIC MILL M-2	MS MIC MILL M-2	MS MIC MILL M-2	MS MIC MILL M-2
1	2	3	4	5	6	7	8	9	10

NOTE: When installing in MR780A and
A-18780C on the new PX-11/780
system, the MS780 must be the
first entry (i.e., lowest ID).

MS MIC MILL M-2

MS MIC MILL M-2

MS MIC MILL M-2	MS MIC MILL M-2
0	1
4 Mega Byte	1
3 Mega Byte	1
1.2 Mega Byte	1

MS MIC MILL M-2

MS MIC MILL M-2

MS MIC MILL M-2

MS MIC MILL M-2

ARRAY	MS211 SIZE	ADDRESS RANGE	MS210 SIZE	ADDRESS RANGE
1	64 K	0-FFFF	256 K	0-FFFF
2	128 K	10000-1FFFF	512 K	40000-7FFFF
3	192 K	20000-2FFFF	768 K	80000-0FFFF
4	256 K	30000-3FFFF	1024 K	C0000-FFFFF
5	320 K	40000-4FFFF	1280 K	100000-13FFFF
6	384 K	50000-5FFFF	1536 K	140000-17FFFF
7	448 K	60000-6FFFF	1792 K	180000-1BFFFF
8	512 K	70000-7FFFF	2048 K	1C0000-1FFFFF
9	576 K	80000-8FFFF	2304 K	200000-23FFFF
10	640 K	90000-9FFFF	2560 K	240000-27FFFF
11	704 K	A0000-AFFFF	2816 K	280000-2BFFFF
12	768 K	B0000-BFFFF	3072 K	2C0000-2FFFFF
13	832 K	C0000-CFFFF	3328 K	300000-33FFFF
14	896 K	D0000-DFFFF	3584 K	340000-37FFFF
15	960 K	E0000-EFFFF	3840 K	380000-3BFFFF
16	1024 K	F0000-FFFFF	4096 K	3C0000-3FFFFF

Memory Starting Address Jumpers

Boundary	Address
0	000000
4 NEG	400000
8 NEG	800000
12 NEG	C00000

MEMORY Array Boards (M8214, M8215)

SYM	SYM 7 A	BYTE	SYN								
			111	110	101	100	011	010	001	000	
		LOMEM									
00011		000	7	6	5	4	3	2	1	0	
01001		001	15	14	13	12	11	10	9	8	
01010		002	23	22	21	20	19	18	17	16	
01011		003	31	30	29	28	27	26	25	24	
		MEMEN									
11001		100	7	6	5	4	3	2	1	0	
10010		101	15	14	13	12	11	10	9	8	
10011		102	23	22	21	20	19	18	17	16	
11000		103	31	30	29	28	27	26	25	24	
00000		CHECK				02		01	00		00
00001		CHECK									01
00010		CHECK									02
00011		CHECK									03
00100		CHECK									04
00101		CHECK									05
00110		CHECK									06
00111		CHECK									07

* DON'T CARE OR THE VALUE OF THIS BIT (USED ONLY TO KEEP AN EDD NUMBER OF CHECK BITS PRESENT AT ALL TIMES).

ERROR LOGOUT

DATA: HERRR BITS IS ERRORS
 ROW BITS IS ERRORS
 SYNDROME BITS READ
 FAILURE REASONS

DESCRIPTION	BIT POSITION	
	4K CHIP	16K CHIP
BYTE POSITION	2-3	2-3
CHIP ADDRESS	14-3	16-3
BANK SELECT	15	17

DW780 (UBA) BACKPANEL JUMPER CONFIGURATION

91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114

Code Indicators for J17 & J25
1 2 3 4 5 6 7 8 9 10 11 12 13 14

Jumper Settings
OFF ON

Jumper Settings
Jumpers Below:

TER	ESAD P1 E	U32 P1 E	ESDC P1 E	UPPC P1 E	UPPC P2 E	UPPC P3 E	UPPC P4 E	UPPC P5 E	UPPC P6 E	UPPC P7 E	UPPC P8 E	UPPC P9 E	UPPC P10 E	UPPC P11 E	UPPC P12 E	UPPC P13 E	UPPC P14 E	UPPC P15 E	UPPC P16 E	UPPC P17 E	UPPC P18 E	UPPC P19 E	UPPC P20 E
1																							
2																							
3																							
4																							
5																							
6																							
7																							
8																							
9																							
10																							
11																							
12																							
13																							
14																							
15																							


TERMINAL NO.

TERMINAL NO.	UPPC NO.
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15

TERMINAL NO.

TERMINAL NO.	UPPC NO.
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15


JUMPER	IN/OUT	RESULT
W1	- -	RESIDENT MEMORY AT A BANK 0
W2	- 1	RESIDENT MEMORY AT A BANK 1
W3	- -	LTC INTERRUPT ENABLED
W4	- -	MEMORY REFRESH ENABLED
W5	- -	POWER UP AT 173000
W6	- -	POWER UP AT 173000
W7 & W8	- -	PRECONFIGURED*
W9	- -	ENABLE REPLY FROM RESIDENT MEMORY
W10	- 1	DISABLE REPLY FROM RESIDENT MEMORY DURING REFRESH
W11	- 1	ENABLE ON BOARD MEMORY SELECT



*FACTORY CONFIGURED DO NOT CHANGE (W7 & W8)

MSV-118 MODULE JUMPER CONFIGURATION

JUMPER	IN/OUT	RESULT
W1	I	MEMORY BANK SELECT 1
W2	I	(20000-37776)
W3	-	
W4	-	ENABLES BRPLY DURING REFRESH



M9400-YE CABLE CONNECTIONS

M9400-YE	BC05L-10	Backpanel
	J1-----J8	
Red Stripe Left, Smooth		Red Stripe Down, Ribbed
	BC05L-10	
Side Up	J2-----J7	Side to Backpanel

Configuration of RKV-11 (M7946)

Should be preconfigured for:

Address: 177170-177172
 Vector: 264
 Ribbon cable should be installed with
 red stripe toward center of module.

DLV11 JUMPER CONFIGURATION

JUMPER	RESULT	RESULT
	—	NO PARITY
255	I	1 STOP BIT
NB2		8 DATA BITS
NB1	—	8 DATA BITS
DEV	X	DO NOT CARE PARITY EVEN-ODD
FFH	X	DO NOT CARE FLAGGING ERROR
51A		NO EIA OPERATION
FR3	—	SELECTS 960 BAUD
FR2	—	SELECTS 300 BAUD
FR1	I	SELECTS 300 BAUD
0-6000	I	DRAMA ACTIVE XE511 & HIGHLIGHT


CONNECT JUMPER TO 255 TO 60-84

V7 I, V6 I, V5 I, V3 I

ADDRESS JUMPER SET TO 1276N-1276N

A12= A11=, A10=, A9=, A8=,

A7= A6=, A5=, A4=, A3



DLV11-E JUMPER CONFIGURATION

DLV 11E

B1 B2 B3 B4

— — — —

T1 T2 T3 T4

— — — —

A12 A11 A10 A9 A8 A7 A6 A5 A4 A3

— — — — — — — — — —

V8 V7 V6 V5 V4 V3

— — — — —

1 2 3 4 5 6 7 8 9 10


— — — — — — — — — —

8 7 6 5 4 3 2 1

— — — — — — —

— — — —


BACK



SEE A

**SECTION 5
CONTROL STORE**

CONTROL STORE FIELD MAP



MICROCODE ROUTINES WHICH SUPPORT CONSOLE SOFTWARE, STARTING ADDRESSES

CONSOLE MICRO-CODE

(MICRO-CODE ROUTINES TO SUPPORT CONSOLE SOFTWARE,
WHICH MAY CARRY DATA IN WARD, AND IN IO[0],IO[1],
AND MAY RETURN DATA IN WARD, STATUS IN IO[0,5V],
AND MICROCODE INFORMATION IN IO[7],
AND IN WARD. WHEREAS REG IS A TOPCODE,
AND F-FLAG IS MADE TO SAVE INTERNAL REGISTERS.

(INFORMATION AND PARAMETERS OBTAINED FROM THE CONSOLE,
MAY BEGET IN IO[0,5V] AND IO[1],IO[7],
RESULTS DATA IS LOCATED IN IO[0,5V] AND IO[7],
AND STATUS INFORMATION IS LOCATED IN IO[0,5V].

ROUTINE	START-ADDRESS	PARAMETERS -- ITEMS SUPPLIED BY CONSOLE
EXAMINE MEMORY	100	IO[0] = ADDRESS OF MEMORY PARAMETER + IO[1] = ADDRESS OF MEMORY ADDRESS + IO[2] = ADDRESS OF DATA + IO[3] = ADDRESS OF MEMORY ADDRESS IO[0,5V] = STATUS CODE
DEPSET MEMORY	121	IO[0] = ADDRESS OF MEMORY PARAMETER + IO[1] = ADDRESS OF MEMORY ADDRESS + IO[2] = ADDRESS OF DATA + IO[3] = ADDRESS OF MEMORY ADDRESS IO[0,5V] = STATUS CODE
PARAM. GEN. REG.	100	IO[0,5V] = REGISTER NUMBER + IO[1,5V] = REGISTER DATA
REG. GEN. REG.	100	IO[0,5V] = REGISTER NUMBER + IO[1,5V] = REGISTER DATA +
EXAM. PROD. REG.	124	IO[0,5V] = REGISTER NUMBER + IO[1,5V] = REGISTER DATA
REG. PROD. REG.	124	IO[0,5V] = REGISTER NUMBER + IO[1,5V] = REGISTER DATA +
CONTINUE	100	
U. GEN. GEN. FNR	100	IO[0,5V] = CLASS ADDRESS +
W. GEN. GEN. FNR	100	

MICROCODE BRANCH ENABLE FUNCTIONS

MEMO 11(220) STN discrepancy: P23 01, P23 64, 0031-3, P20 14, 15
Branch Enable Functions

Pre-0 branch functionality 21-0-0-0-0-0-0

MEMO	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
MEMO	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
1	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
2	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
3	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
4	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
5	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
6	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
7	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
8	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
9	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
10	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
11	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
12	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
13	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
14	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
15	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
16	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
17	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
18	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
19	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
20	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
21	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
22	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
23	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
24	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
25	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
26	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
27	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
28	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
29	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
30	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
31	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
32	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
33	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
34	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
35	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
36	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
37	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
38	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
39	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
40	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
41	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
42	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
43	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
44	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
45	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
46	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
47	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
48	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
49	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
50	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
51	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
52	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
53	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
54	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
55	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
56	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
57	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
58	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
59	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
60	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
61	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
62	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
63	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
64	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
65	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
66	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
67	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
68	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
69	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
70	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
71	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
72	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
73	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
74	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
75	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
76	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
77	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
78	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
79	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
80	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
81	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
82	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
83	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
84	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
85	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
86	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
87	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
88	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
89	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
90	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
91	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
92	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
93	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
94	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
95	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
96	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
97	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
98	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
99	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO
100	MEMO	MEMO	MEMO	MEMO	MEMO	MEMO

MICROCODE BRANCH ENABLE FUNCTIONS

Hex	Name	UFC-031	UFC-032	UFC-033	UFC-034
12	UTrap Vector	UUC039	uUC039	UUC039	UUC039
17	UFC M-Trap-0	M-Trap-0	M-Trap-0	M-Trap-0	M-Trap-0
1A	UFC-00	UFC-0	UFC-0	UFC-0	UFC-0
13					
14	SC-0x-0	0	SC-0x-0	SC-0x-0	SC-0x-0
15	ALU-0 (previous cycle)	ALU-0	ALU-0	ALU-0	ALU-0
16	STAT-0	STAT-0	STAT-0	STAT-0	STAT-0
17	STAT-0	STAT-0	STAT-0	STAT-0	STAT-0
18	0-System	0-System	0-System	0-System	0-System
19	0-0	0-0	0-0	0-0	0-0
1A	PSL-0	PSL-0	PSL-0	PSL-0	PSL-0
1B	ALU-0	ALU-0	ALU-0	ALU-0	ALU-0

Hex	Name	UFC-035	UFC-036	UFC-037	UFC-038	UFC-039
1C	PSL-Mode	PSL-Mode	PSL-Mode	PSL-Mode	PSL-Mode	PSL-Mode
D	Transaction Test	PTF - valid	PTF - valid	PTF - valid	PTF - valid	PTF - valid
E						
F						

MICROTRAP VECTORS

100	System Init
101	Unaligned Data Trap
102	Page Trap
103	Modify Bit
104	Protection Violation
105	Translation Buffer Miss
106	Reserved Floating Operand
107	Translation Buffer Parity Error
108	Cache Parity Error
109	Reserved
10A	Reserved
10B	Reserved
10C	RDS Error
10D	Timeout
10E	Odd Address Error
10F	Control Store Parity Error

HOW TO READ THE MICROCODE

(1) Field definitions

These appear at the beginning of the listing, in the source file `MF.MC0`. They have the form:

```
SMODL/0,0,0,0
```

The first parameter (0) is meaningful only when 10 is specified on the `ASSEMBLER` mechanism, and in that case, gives the default value of the field if needed.

The second parameter (0) gives the field size in (decimal) number of bits.

The third parameter (0) gives the field position in decimal as the bit number of the rightmost bit of the Field. 0 is the default here (0 on 1-0-0-0).

The fourth parameter (0) is optional, and denotes a default character for the field. The logic value of this parameter and the characters "0", or "1".

```
101/0,0,0,0,0      The default value of the Field is no explicit value (0-p00-000).
```

```
101/0,0,0,0,0      The "X" used on the jump address field to specify that the default jump address is the address of the next instruction assembled (not, in general, the current instruction).
```

In general, a field is connected to the set of bits which produce certain instructions or decoders, or controls for other

hardware:

```
000/0,0,0,0,0
```

The microcode field will connect to two bits wide and the rightmost bit is the bit 23 of the instruction. It is used specifically requested for the field. The field value of 11 ensures that the field is 0

```
1/0,0,0,0,0
```

The field which controls bit 23 of the word, and is on bit 25. The fourth position of the field is reserved, as the field is available to the assembler (it is no value is explicitly set for this bit field), and the position.

(2) Value Definition

Following a field definition, symbols may be used to that field to correspond to values of the field. The example is:

```
000/0,0
```

```
101/0,0,0,0,0
```

Example: 000/0,0,24 The instruction in which following symbols are set:

```
000/0
```

```
101/0
```

Here the symbols "000" and "101" are used for the "field" field, to the assembler. But this, with a "000" means set the value 1 into the 4-bit field (0,0,0,0) of the microcode. The symbols are shown for a word of 20 bits. Of course, as the listing continues, it would interpret "000/000" as "the value of 000 will be the exclusive OR of its A and B inputs". Still, "000/000" is read as "will produce the sum of A and B".

```
000/0, 25,0      The value of 1 for following symbols
```

```
101/0
```

```
000/0
```

With the symbols "000" and "101" are chosen for the field name "field", which controls the setting of bit 23 of the word, the value "000/000" is every instruction, in which we set the bit 23 to change, but to produce through, we use the default character, which always set, with a word instruction explicitly specifies a change to 0 in the field 000, the assembler will pass the value of this field 0.

(3) Label Definition

A word instruction may be identified by a symbol followed by some preceding the address of the instruction. The address of the word instruction is given the value of the symbol in the field used for "word".

```
0-00: 00000
```

This is a symbolic location where the field (jump address) contains the value "000". It may denote, for example, 000 to be the address of "loop". Therefore, if set off by the microprocessor, it will loop on itself.

(4) Comment

A comment appears on a line which the rest of the line is to be ignored by the assembler. This field is to keep a of comments.

HOW TO READ THE MICROCODE

(5) Microinstruction Definition

A word of microcode is defined by specifying a field name, followed by a list of fields, followed by a value. The value may be a symbol defined for that field, a hexadecimal string, or a decimal string (distinguished by the fact that it is terminated by a period). Several fields may be specified.

Example: `MOVW 00000000`

*MOVW 00000000

The field named "MOV" is given the value 00000000.

Since the first of the fields is MOV to select LA, field "MOV" has value 00000000.

(6) Continuation

The definition of a microinstruction may be continued onto two or more lines by breaking it after any comma. In other words, if the last nonblank, non-comma character on a line is a comma, the instruction specification is carried on the following line.

Example:

```
MOVW 00000000,      ;Select LA & B as bus inputs
```

```
MOVW 00000000      ;Select 00 to perform A-B
```

By convention, a blank line and a line of hyphens appears between microinstructions, to make it easier for the reader to distinguish instructions from separate microinstructions.

(7) Naming

A name is a symbol string up to 16 characters long. A name is a symbol string followed by a quoted string on a line. A value of the name is specified:

```
NAME "MOVW 00000000" ;MOVW 00000000, B, ALU
```

The appearance of a name in a microinstruction definition is equivalent to the appearance of the value. Names may have parameters, enclosed in square brackets [] and []. The definition of a name with parameters includes a list of parameters to indicate their positions, and a list of values, followed by a decimal digit string to indicate an offset symbol in the name body which is replaced by the parameter:

```
NAME [0] "MOVW 00000000" ;MOVW 00000000, B, ALU
```

This name indicates that the first parameter, indicated by 0, should be used as the value for the "MOV" field, and the second parameter, indicated by the value of the "MOV" field. A typical list of this name might look like:

```
00000000 00000000
```

In this case, the expansion would be: `MOVW 00000000, 00000000, B, ALU`

(8) Pseudo Ops

The word pseudo op has the following pseudo operators:
-CODE and -CODE2 form the next two lines of subsequent microcode will be loaded, and therefore the text of the lines and words which are significant in subsequent instructions.

-TITLE defines a string of text to appear in the code header, and

-INFO defines an entry for the table of contents at the beginning.

-WORD defines a word pair of loading, and creates a "WD" entry.

-WORD2 defines a word pair of loading, and creates a "WD2" entry.

-SET defines the value of a parameter of any word parameter.

-CHANGE replaces a parameter of any word parameter.

-DEFAULT assigns a value to an address parameter.

-IF defines assembly if the value of the parameter is not zero.

-IFNE defines assembly if the parameter value is zero, and

-IFZ defines assembly if the parameter value is zero, and

-IFNZ defines assembly if the parameter value is not zero, and

-IFEQ defines assembly if the parameter value is equal to the value of the parameter.

-IFNEQ defines assembly if the parameter value is not equal to the value of the parameter.

-IFGT defines assembly if the parameter value is greater than the value of the parameter.

-IFLT defines assembly if the parameter value is less than the value of the parameter.

-IFGE defines assembly if the parameter value is greater than or equal to the value of the parameter.

-IFLE defines assembly if the parameter value is less than or equal to the value of the parameter.

-IFAND defines assembly if the parameter value is ANDed with the value of the parameter.

-IFOR defines assembly if the parameter value is ORed with the value of the parameter.

-IFXOR defines assembly if the parameter value is XORed with the value of the parameter.

-IFNOT defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT2 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT3 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT4 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT5 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT6 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT7 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT8 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT9 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT10 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT11 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT12 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT13 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT14 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT15 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT16 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT17 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT18 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT19 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT20 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT21 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT22 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT23 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT24 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT25 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT26 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT27 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT28 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT29 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT30 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT31 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT32 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT33 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT34 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT35 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT36 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT37 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT38 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT39 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT40 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT41 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT42 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT43 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT44 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT45 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT46 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT47 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT48 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT49 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT50 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT51 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT52 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT53 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT54 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT55 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT56 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT57 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT58 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT59 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT60 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT61 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT62 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT63 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT64 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT65 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT66 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT67 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT68 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT69 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT70 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT71 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT72 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT73 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT74 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT75 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT76 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT77 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT78 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT79 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT80 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT81 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT82 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT83 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT84 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT85 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT86 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT87 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT88 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT89 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT90 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT91 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT92 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT93 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT94 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT95 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT96 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT97 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT98 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT99 defines assembly if the parameter value is NOTed with the value of the parameter.

-IFNOT100 defines assembly if the parameter value is NOTed with the value of the parameter.

HOW TO READ THE MICROCODE

(9) **Loworder Constraint**
A constraint (labelled with a number) is assigned to that address.

The character "a" at the beginning of a line, is followed by a string of 0's, 1's, and/or 2's, and is followed by a constraint on the address of following microinstructions. The number of characters in the constraint string, including the "a", is the number of loworder bits restricted in the address. The microsequencer attempts to find an unused location whose address has 0 bits in the positions corresponding to 0's in the constraint string, one or two where one constraint has 1's. Addresses with no "a" don't count in positions.

If there are any 0's in the constraint string, the constraint string is used to define a subblock, where h is the number of 0's in the string. All locations in the block will have 0's in the address bits corresponding to 0's in the string, and all addresses defined by "a" will be the same in all strings of the block.

In such a situation, when the constraint address progression is used in the "a" character of the constraint string, but a new constraint string occurs within a block may force skipping over some locations of the block. Within a block, a new constraint string does not change the pattern of default address progression, it merely changes the available addresses under that constraint. The microsequencer is able to find the

2-bit constraint string if "a" is followed by anything but "0".
"a" will never be used to reconstitute a constraint block.
Example:
a0

This specifies that the loworder address bit must be zero. The microsequencer will skip all addresses with 1's in that position, and will use only addresses with 0's in that position.

a11
This specifies that the two loworder bits of the address must both be ones. Since there are no 0's in this constraint, the sequencer finds only one location having the constraint.
Example:

a01
This specifies a pair of addresses, the first having a zero in the low bit, and the second having a one in that position, but all other bits positions the same.

VAX-11/750 MICROCODE, CONTROL ROM FIELD DEFINITIONS

PAU/0.7.5 :EXPONENT ALL
 b00
 C014
 AN0CT 5
 I03
 A0244
 I024b
 I014b
 M010.A00 7 : 04510-R)

SMB/0.7.10 :SMBX TO SALS :DEFAULT
 b00
 R010
 SMB.OPP 0
 SMB.V0LD :SHIFT VALUE

PRG/0.1.24.0 :PRG REGISTER CONTROL
 M010
 M003 :DEFAULT, HOLD

PS/0.1.62 :FUNCTION SELECT FOR M0440
 M010
 I0041 :ENABLE MEMORY CONTROL
 :ENABLE LD ODS AND CONSOLD CONTROL

TCR/0.0.20 :INTERNAL AND EXTERNAL INTERRUPTS
 M010
 I0001 :STORED INTERNAL REQUESTS
 I0002 :INTERNAL ACKNOWLEDGE
 M010A :EXCEPTION ACKNOWLEDGE

DCE/0.4.50.1 :DCE CONTROL FUNCTION
 M010 :DEFAULT
 I0141
 I000A7 :PUSH LB AND LOAD ICA
 I0144
 I0145 :CLEAR BANK 0, 1, 2, 3, 4
 CLR0.1.4 :CLEAR BANK 0, 1, 2, 3, 4
 CLR0.2.3.5 :TRANSFER BANK 0 DISPLACEMENT
 I00007 :CLEAR BYTE 0 IN SR SPECIFIED
 CLR0.000 :CLEAR BYTE 1 IN SR SPECIFIED
 CLR0.100 :CLEAR BYTES 2-3 IN SR DATA
 CLR0.0-0.00 :CLEAR BYTES 4-7 IN SR DATA
 CLR0.1.5.00000F :IF THERE IS NO SPECIFIED BYTE IN,
 : CLEAR ADDRESS. IF A SET CONTAINED
 : SPECIFIED, CLEAR BY. IF IMMEDIATE,
 : ABSOLUTE, OR DISPLACEMENT, CLEAR THE
 : IMMEDIATE FIELD.

ID.#0CR/0.6.104 :ID.#LS :ID.#45
 ID010 :ID#0 :ID#01/01-04 M010 M010
 ID#Y.T0M0 :ID#45 :CURRENT COMMAND REGISTERS
 : MUST READ UNIT. S0100 ID#01/01
 M010.104 :ID#0 :SYSTEM IDENTIFICATION
 R010.1 :M010A :ADDRESS RECEIVE CONTROL STATUS
 R001.0 :M010 :ADDRESS RECEIVE DATA BUFFER
 : (ID#01) ID#01/01
 I0000 :ID#10 :CONSOLE TRANSMIT CONTROL/STATUS
 I0047 :M1 :CONSOLE TRANSMIT DATA REGISTER
 : (ID#01) REGISTER
 D0.1 :M10 :M101 M101 D/C REGISTERS (M101 DONLY)
 M010.P0.0 :M0A :M010A M010A M010A M010A REGISTER
 D0.1.0000 :M010A :M010A M010A M010A M010A
 M010V0.A00 :M0 :CURRENT INTERNAL COUNT
 I0100 :M010 :CPU INTERRUPT/STATUS
 M010.W0 :M010 :FUNCTION 0 INTERRUPT CONTROL
 I0100 :M010 :ADDRESS IN SR M REGISTER
 I0100 :M010 :PROCESSES AND M0101/01
 I0100 :M010 :TRANSLATION NUMBER DATA
 I01010 :M0 M010-STATUS 0
 I01011 :M0 M010-STATUS 1
 I01010 :M010 M010 REGISTER #0
 I010110 :M010 M010 REGISTER #1
 I010110 :ACCELERATOR REGISTER #1
 I010111 :ACCELERATOR CONTROL/STATUS

VAX-11/780 MICROCODE, CONTROL ROM FIELD DEFINITIONS

5100=15	15=07 1 00 0-00 000 010100-
501=00000	16=01 00000 00000000
100=000000	17=01 00000 00000000
100=10	18=01 00000 00000000
100=10	19=01 00000 00000000
100=10	20=01 00000 00000000
100=10	21=01 00000 00000000
100=10	22=01 00000 00000000
100=10	23=01 00000 00000000
100=10	24=01 00000 00000000
100=10	25=01 00000 00000000
100=10	26=01 00000 00000000
100=10	27=01 00000 00000000
100=10	28=01 00000 00000000
100=10	29=01 00000 00000000
100=10	30=01 00000 00000000
100=10	31=01 00000 00000000
100=10	32=01 00000 00000000
100=10	33=01 00000 00000000
100=10	34=01 00000 00000000
100=10	35=01 00000 00000000
100=10	36=01 00000 00000000
100=10	37=01 00000 00000000
100=10	38=01 00000 00000000
100=10	39=01 00000 00000000
100=10	40=01 00000 00000000
100=10	41=01 00000 00000000
100=10	42=01 00000 00000000
100=10	43=01 00000 00000000
100=10	44=01 00000 00000000
100=10	45=01 00000 00000000
100=10	46=01 00000 00000000
100=10	47=01 00000 00000000
100=10	48=01 00000 00000000
100=10	49=01 00000 00000000
100=10	50=01 00000 00000000
100=10	51=01 00000 00000000
100=10	52=01 00000 00000000
100=10	53=01 00000 00000000
100=10	54=01 00000 00000000
100=10	55=01 00000 00000000
100=10	56=01 00000 00000000
100=10	57=01 00000 00000000
100=10	58=01 00000 00000000
100=10	59=01 00000 00000000
100=10	60=01 00000 00000000
100=10	61=01 00000 00000000
100=10	62=01 00000 00000000
100=10	63=01 00000 00000000
100=10	64=01 00000 00000000
100=10	65=01 00000 00000000
100=10	66=01 00000 00000000
100=10	67=01 00000 00000000
100=10	68=01 00000 00000000
100=10	69=01 00000 00000000
100=10	70=01 00000 00000000
100=10	71=01 00000 00000000
100=10	72=01 00000 00000000
100=10	73=01 00000 00000000
100=10	74=01 00000 00000000
100=10	75=01 00000 00000000
100=10	76=01 00000 00000000
100=10	77=01 00000 00000000
100=10	78=01 00000 00000000
100=10	79=01 00000 00000000
100=10	80=01 00000 00000000
100=10	81=01 00000 00000000
100=10	82=01 00000 00000000
100=10	83=01 00000 00000000
100=10	84=01 00000 00000000
100=10	85=01 00000 00000000
100=10	86=01 00000 00000000
100=10	87=01 00000 00000000
100=10	88=01 00000 00000000
100=10	89=01 00000 00000000
100=10	90=01 00000 00000000
100=10	91=01 00000 00000000
100=10	92=01 00000 00000000
100=10	93=01 00000 00000000
100=10	94=01 00000 00000000
100=10	95=01 00000 00000000
100=10	96=01 00000 00000000
100=10	97=01 00000 00000000
100=10	98=01 00000 00000000
100=10	99=01 00000 00000000
100=10	100=01 00000 00000000

VAX-11/780 MICROCODE, CONTROL ROM FIELD DEFINITIONS

FFFF-FC	104	(OP,TR,MI)
FFFF-FD	105	(OP,UL,MI,TF)
FFFF-FE	106	(OP,UF,MI,TF)
FFFF-FF	107	(OP,UF,TF)
FFFF-00	1000	(OP)
FFFF-01	101	(OP)
FFFF-02	102	(CM,UL,TF,MI)
FFFF-03	103	(TF)
FFFF-04	104	(MF,UL,UF,TF)
FFFF-05	105M	(UL,MI)
FFFF-06	106	(MI)
FFFF-07	107	(MI)
FFFF-08	108	(MI)
FFFF-09	109	(MI)
FFFF-0A	110	(MI)
FFFF-0B	111	(MI)
FFFF-0C	112	(MI)
FFFF-0D	113	(MI)
FFFF-0E	114	(MI)
FFFF-0F	115	(MI)
FFFF-10	116	(MI)
FFFF-11	117	(MI)
FFFF-12	118	(MI)
FFFF-13	119	(MI)
FFFF-14	120	(MI)
FFFF-15	121	(MI)
FFFF-16	122	(MI)
FFFF-17	123	(MI)
FFFF-18	124	(MI)
FFFF-19	125	(MI)
FFFF-1A	126	(MI)
FFFF-1B	127	(MI)
FFFF-1C	128	(MI)
FFFF-1D	129	(MI)
FFFF-1E	130	(MI)
FFFF-1F	131	(MI)
FFFF-20	132	(MI)
FFFF-21	133	(MI)
FFFF-22	134	(MI)
FFFF-23	135	(MI)
FFFF-24	136	(MI)
FFFF-25	137	(MI)
FFFF-26	138	(MI)
FFFF-27	139	(MI)
FFFF-28	140	(MI)
FFFF-29	141	(MI)
FFFF-2A	142	(MI)
FFFF-2B	143	(MI)
FFFF-2C	144	(MI)
FFFF-2D	145	(MI)
FFFF-2E	146	(MI)
FFFF-2F	147	(MI)

NOT/AND/OR/AND

FFFF-30	148	(MI)
FFFF-31	149	(MI)
FFFF-32	150	(MI)
FFFF-33	151	(MI)
FFFF-34	152	(MI)
FFFF-35	153	(MI)
FFFF-36	154	(MI)
FFFF-37	155	(MI)
FFFF-38	156	(MI)
FFFF-39	157	(MI)
FFFF-3A	158	(MI)
FFFF-3B	159	(MI)
FFFF-3C	160	(MI)
FFFF-3D	161	(MI)
FFFF-3E	162	(MI)
FFFF-3F	163	(MI)
FFFF-40	164	(MI)
FFFF-41	165	(MI)
FFFF-42	166	(MI)
FFFF-43	167	(MI)
FFFF-44	168	(MI)
FFFF-45	169	(MI)
FFFF-46	170	(MI)
FFFF-47	171	(MI)
FFFF-48	172	(MI)
FFFF-49	173	(MI)
FFFF-4A	174	(MI)
FFFF-4B	175	(MI)
FFFF-4C	176	(MI)
FFFF-4D	177	(MI)
FFFF-4E	178	(MI)
FFFF-4F	179	(MI)
FFFF-50	180	(MI)
FFFF-51	181	(MI)
FFFF-52	182	(MI)
FFFF-53	183	(MI)
FFFF-54	184	(MI)
FFFF-55	185	(MI)
FFFF-56	186	(MI)
FFFF-57	187	(MI)
FFFF-58	188	(MI)
FFFF-59	189	(MI)
FFFF-5A	190	(MI)
FFFF-5B	191	(MI)
FFFF-5C	192	(MI)
FFFF-5D	193	(MI)
FFFF-5E	194	(MI)
FFFF-5F	195	(MI)

MEMORY CONTROL

FFFF-60	196	(MI)
FFFF-61	197	(MI)
FFFF-62	198	(MI)
FFFF-63	199	(MI)
FFFF-64	200	(MI)
FFFF-65	201	(MI)
FFFF-66	202	(MI)
FFFF-67	203	(MI)
FFFF-68	204	(MI)
FFFF-69	205	(MI)
FFFF-6A	206	(MI)
FFFF-6B	207	(MI)
FFFF-6C	208	(MI)
FFFF-6D	209	(MI)
FFFF-6E	210	(MI)
FFFF-6F	211	(MI)
FFFF-70	212	(MI)
FFFF-71	213	(MI)
FFFF-72	214	(MI)
FFFF-73	215	(MI)
FFFF-74	216	(MI)
FFFF-75	217	(MI)
FFFF-76	218	(MI)
FFFF-77	219	(MI)
FFFF-78	220	(MI)
FFFF-79	221	(MI)
FFFF-7A	222	(MI)
FFFF-7B	223	(MI)
FFFF-7C	224	(MI)
FFFF-7D	225	(MI)
FFFF-7E	226	(MI)
FFFF-7F	227	(MI)
FFFF-80	228	(MI)
FFFF-81	229	(MI)
FFFF-82	230	(MI)
FFFF-83	231	(MI)
FFFF-84	232	(MI)
FFFF-85	233	(MI)
FFFF-86	234	(MI)
FFFF-87	235	(MI)
FFFF-88	236	(MI)
FFFF-89	237	(MI)
FFFF-8A	238	(MI)
FFFF-8B	239	(MI)
FFFF-8C	240	(MI)
FFFF-8D	241	(MI)
FFFF-8E	242	(MI)
FFFF-8F	243	(MI)
FFFF-90	244	(MI)
FFFF-91	245	(MI)
FFFF-92	246	(MI)
FFFF-93	247	(MI)
FFFF-94	248	(MI)
FFFF-95	249	(MI)
FFFF-96	250	(MI)
FFFF-97	251	(MI)
FFFF-98	252	(MI)
FFFF-99	253	(MI)
FFFF-9A	254	(MI)
FFFF-9B	255	(MI)
FFFF-9C	256	(MI)
FFFF-9D	257	(MI)
FFFF-9E	258	(MI)
FFFF-9F	259	(MI)
FFFF-A0	260	(MI)
FFFF-A1	261	(MI)
FFFF-A2	262	(MI)
FFFF-A3	263	(MI)
FFFF-A4	264	(MI)
FFFF-A5	265	(MI)
FFFF-A6	266	(MI)
FFFF-A7	267	(MI)
FFFF-A8	268	(MI)
FFFF-A9	269	(MI)
FFFF-AA	270	(MI)
FFFF-AB	271	(MI)
FFFF-AC	272	(MI)
FFFF-AD	273	(MI)
FFFF-AE	274	(MI)
FFFF-AF	275	(MI)
FFFF-B0	276	(MI)
FFFF-B1	277	(MI)
FFFF-B2	278	(MI)
FFFF-B3	279	(MI)
FFFF-B4	280	(MI)
FFFF-B5	281	(MI)
FFFF-B6	282	(MI)
FFFF-B7	283	(MI)
FFFF-B8	284	(MI)
FFFF-B9	285	(MI)
FFFF-BA	286	(MI)
FFFF-BB	287	(MI)
FFFF-BC	288	(MI)
FFFF-BD	289	(MI)
FFFF-BE	290	(MI)
FFFF-BF	291	(MI)
FFFF-C0	292	(MI)
FFFF-C1	293	(MI)
FFFF-C2	294	(MI)
FFFF-C3	295	(MI)
FFFF-C4	296	(MI)
FFFF-C5	297	(MI)
FFFF-C6	298	(MI)
FFFF-C7	299	(MI)
FFFF-C8	300	(MI)
FFFF-C9	301	(MI)
FFFF-CA	302	(MI)
FFFF-CB	303	(MI)
FFFF-CC	304	(MI)
FFFF-CD	305	(MI)
FFFF-CE	306	(MI)
FFFF-CF	307	(MI)
FFFF-D0	308	(MI)
FFFF-D1	309	(MI)
FFFF-D2	310	(MI)
FFFF-D3	311	(MI)
FFFF-D4	312	(MI)
FFFF-D5	313	(MI)
FFFF-D6	314	(MI)
FFFF-D7	315	(MI)
FFFF-D8	316	(MI)
FFFF-D9	317	(MI)
FFFF-DA	318	(MI)
FFFF-DB	319	(MI)
FFFF-DC	320	(MI)
FFFF-DD	321	(MI)
FFFF-DE	322	(MI)
FFFF-DF	323	(MI)
FFFF-E0	324	(MI)
FFFF-E1	325	(MI)
FFFF-E2	326	(MI)
FFFF-E3	327	(MI)
FFFF-E4	328	(MI)
FFFF-E5	329	(MI)
FFFF-E6	330	(MI)
FFFF-E7	331	(MI)
FFFF-E8	332	(MI)
FFFF-E9	333	(MI)
FFFF-EA	334	(MI)
FFFF-EB	335	(MI)
FFFF-EC	336	(MI)
FFFF-ED	337	(MI)
FFFF-EE	338	(MI)
FFFF-EF	339	(MI)
FFFF-F0	340	(MI)
FFFF-F1	341	(MI)
FFFF-F2	342	(MI)
FFFF-F3	343	(MI)
FFFF-F4	344	(MI)
FFFF-F5	345	(MI)
FFFF-F6	346	(MI)
FFFF-F7	347	(MI)
FFFF-F8	348	(MI)
FFFF-F9	349	(MI)
FFFF-FA	350	(MI)
FFFF-FB	351	(MI)
FFFF-FC	352	(MI)
FFFF-FD	353	(MI)
FFFF-FE	354	(MI)
FFFF-FF	355	(MI)

VAX-11/780 MICROCODE, CONTROL ROM FIELD DEFINITIONS

DLW#0,3,25,0	ST-177 (M4-1) DCW FIELD	SWT	0	0
	
D1=0=1		75,10=0	011	ALU C31
R5=R-1		ALU D=	01	011
R5=1=0		0	0	011
RFD=3		0	0	0
RFD=4		011	001	ALU C31
I=0=0		0	ALU D,1	1
R10=0=0		1	ALU D,1	1
R10=1=1				
EM4#0,2,10	EXEMPT FIELD			
SAL0=0	[001] 0-100			
R=1	[100] 00			
R=0	[100] 00A			
R=1=0=0	[100] 00A			
	[100] 00A			
MP0#0,1,20,0	ISCRATCH PAD (M100-1) DATA			
M0=0	M=001			
LCAC,LC,SC=0	C31,LC,ALM SC[00:00]			
WRITE,RC,SW=0	WRITE,RC,WD=SC[00:00]			
MP0#0,0,0,0,0	IS FUNCTION BITS OF EPC FIELD			
LCAC,LA,1	[001] LC, ALM [00:00] [00]			
LCAC,LA,2	[001] LC,WD, M00 [00]			
WRITE,RA,0	WRITE,RA, WD [00:00]			
MP0#0,1,1,1,16	ISAL NUMBER IN EPC FIELD			
	[000] MODE	44	44	
S1, S1=0	0	001 M	0-1 R	
S2, S2=1	1	010 R	0-2 R	
S2, S2=2	2	011 R	0-1 R	
M=0	3	100	1-0	
R=1=1	4	101	1-1	
SC=0	5	110	1-2	
S1=0	6	111	1-1	
	7	100	1-1	
	8	101	1-1	
	9	110	1-1	
	10	111	1-1	
MP0#0,1,1,1,16	ISAL NUMBER IN EPC FIELD -- 11 MODE			
	[000] MODE	44	44	
S1, S1=0	0	000 M	0-0 R	
S1, S1=1	1	001 R	0-1 R	
S1, S1=2	2	010 R	0-2 R	
[000] M00	3	011 R	0-1 R	
S1, S1=1=1	4	100	1-0 R	
S1=1	5	101	1-1 R	
S1=2	6	110	1-2 R	
S1=1	7	111	1-1 R	
S1=2	8	100	1-1 R	
S1=1	9	101	1-1 R	
S1=2	10	110	1-1 R	
S1=1	11	111	1-1 R	
S1=2	12	100	1-1 R	
S1=1	13	101	1-1 R	
S1=2	14	110	1-1 R	
S1=1	15	111	1-1 R	
S1=2	16	100	1-1 R	
S1=1	17	101	1-1 R	
S1=2	18	110	1-1 R	
S1=1	19	111	1-1 R	
S1=2	20	100	1-1 R	
S1=1	21	101	1-1 R	
S1=2	22	110	1-1 R	
S1=1	23	111	1-1 R	
S1=2	24	100	1-1 R	
S1=1	25	101	1-1 R	
S1=2	26	110	1-1 R	
S1=1	27	111	1-1 R	
S1=2	28	100	1-1 R	
S1=1	29	101	1-1 R	
S1=2	30	110	1-1 R	
S1=1	31	111	1-1 R	
S1=2	32	100	1-1 R	
S1=1	33	101	1-1 R	
S1=2	34	110	1-1 R	
S1=1	35	111	1-1 R	
S1=2	36	100	1-1 R	
S1=1	37	101	1-1 R	
S1=2	38	110	1-1 R	
S1=1	39	111	1-1 R	
S1=2	40	100	1-1 R	
S1=1	41	101	1-1 R	
S1=2	42	110	1-1 R	
S1=1	43	111	1-1 R	
S1=2	44	100	1-1 R	
S1=1	45	101	1-1 R	
S1=2	46	110	1-1 R	
S1=1	47	111	1-1 R	
S1=2	48	100	1-1 R	
S1=1	49	101	1-1 R	
S1=2	50	110	1-1 R	
S1=1	51	111	1-1 R	
S1=2	52	100	1-1 R	
S1=1	53	101	1-1 R	
S1=2	54	110	1-1 R	
S1=1	55	111	1-1 R	
S1=2	56	100	1-1 R	
S1=1	57	101	1-1 R	
S1=2	58	110	1-1 R	
S1=1	59	111	1-1 R	
S1=2	60	100	1-1 R	
S1=1	61	101	1-1 R	
S1=2	62	110	1-1 R	
S1=1	63	111	1-1 R	
S1=2	64	100	1-1 R	
S1=1	65	101	1-1 R	
S1=2	66	110	1-1 R	
S1=1	67	111	1-1 R	
S1=2	68	100	1-1 R	
S1=1	69	101	1-1 R	
S1=2	70	110	1-1 R	
S1=1	71	111	1-1 R	
S1=2	72	100	1-1 R	
S1=1	73	101	1-1 R	
S1=2	74	110	1-1 R	
S1=1	75	111	1-1 R	
S1=2	76	100	1-1 R	
S1=1	77	101	1-1 R	
S1=2	78	110	1-1 R	
S1=1	79	111	1-1 R	
S1=2	80	100	1-1 R	
S1=1	81	101	1-1 R	
S1=2	82	110	1-1 R	
S1=1	83	111	1-1 R	
S1=2	84	100	1-1 R	
S1=1	85	101	1-1 R	
S1=2	86	110	1-1 R	
S1=1	87	111	1-1 R	
S1=2	88	100	1-1 R	
S1=1	89	101	1-1 R	
S1=2	90	110	1-1 R	
S1=1	91	111	1-1 R	
S1=2	92	100	1-1 R	
S1=1	93	101	1-1 R	
S1=2	94	110	1-1 R	
S1=1	95	111	1-1 R	
S1=2	96	100	1-1 R	
S1=1	97	101	1-1 R	
S1=2	98	110	1-1 R	
S1=1	99	111	1-1 R	
S1=2	100	100	1-1 R	
SP0,R#0,1,20	ISOP0#-PAD FIELDS WITH LDM M BITS OF SP AS ZDF			
LCAC,LC=0	LCAC,LC,ALM SP0,00			
WRITE,M0=0	WRITE,RC			
LCAC,LA,0	LCAC,LA, LB			
WRITE,RA=0	WRITE,RA, RB			
LCAC,LA,1,WRITE,RC=0	LCAC,LA, LB[01], AND WRITE,RC[00]			
LCAC,LC,WRITE,RA=1	LCAC,LC[00], AND WRITE,RA, RB[01]			

VAX-11/750 MICROCODE, CONTROL ROM FIELD DEFINITIONS

<pre> SD0,SD1,SD2,SD3 SD0 SD1 SD2 SD3 SD4 SD5 SD6 SD7 SD8 SD9 SD10 SD11 SD12 SD13 SD14 SD15 SD16 SD17 SD18 SD19 SD20 SD21 SD22 SD23 SD24 SD25 SD26 SD27 SD28 SD29 SD30 SD31 SD32 SD33 SD34 SD35 SD36 SD37 SD38 SD39 SD40 SD41 SD42 SD43 SD44 SD45 SD46 SD47 SD48 SD49 SD50 SD51 SD52 SD53 SD54 SD55 SD56 SD57 SD58 SD59 SD60 SD61 SD62 SD63 SD64 SD65 SD66 SD67 SD68 SD69 SD70 SD71 SD72 SD73 SD74 SD75 SD76 SD77 SD78 SD79 SD80 SD81 SD82 SD83 SD84 SD85 SD86 SD87 SD88 SD89 SD90 SD91 SD92 SD93 SD94 SD95 SD96 SD97 SD98 SD99 </pre>	<pre> :R0/R1 LOCATIONS :40 = ARGUMENT LIST POINTER :41 = STACK FRAME POINTER :42 = STACK POINTER :43 = PC TO SUBFRAME, SCATCHER TO 40-49 :R0 LOCATIONS :0 :1 :2 :3 :4 :5 :6 :7 :8 :9 :10 :11 :12 :13 :14 :15 :16 :17 :18 :19 :20 :21 :22 :23 :24 :25 :26 :27 :28 :29 :30 :31 :32 :33 :34 :35 :36 :37 :38 :39 :40 :41 :42 :43 :44 :45 :46 :47 :48 :49 :50 :51 :52 :53 :54 :55 :56 :57 :58 :59 :60 :61 :62 :63 :64 :65 :66 :67 :68 :69 :70 :71 :72 :73 :74 :75 :76 :77 :78 :79 :80 :81 :82 :83 :84 :85 :86 :87 :88 :89 :90 :91 :92 :93 :94 :95 :96 :97 :98 :99 </pre>
<pre> S,SD0,SD1,SD2,SD3 SD0 SD1 SD2 SD3 SD4 SD5 SD6 SD7 SD8 SD9 SD10 SD11 SD12 SD13 SD14 SD15 SD16 SD17 SD18 SD19 SD20 SD21 SD22 SD23 SD24 SD25 SD26 SD27 SD28 SD29 SD30 SD31 SD32 SD33 SD34 SD35 SD36 SD37 SD38 SD39 SD40 SD41 SD42 SD43 SD44 SD45 SD46 SD47 SD48 SD49 SD50 SD51 SD52 SD53 SD54 SD55 SD56 SD57 SD58 SD59 SD60 SD61 SD62 SD63 SD64 SD65 SD66 SD67 SD68 SD69 SD70 SD71 SD72 SD73 SD74 SD75 SD76 SD77 SD78 SD79 SD80 SD81 SD82 SD83 SD84 SD85 SD86 SD87 SD88 SD89 SD90 SD91 SD92 SD93 SD94 SD95 SD96 SD97 SD98 SD99 </pre>	<pre> :SUBROUTINE CONTROL :PARAMETER :MSG - MSG. OF. MSG. MICROINSTRUCTION :CONT - STACK :CR* TOP OF STACK TO PC :RC* TOP STACK :DISPLACE - DISPLACE UNIT 8 BIT TO RIGHT : - AND SIGN APPROPRIATE DOUBLE TERN : - INSTRUCTION NUMBER :DEFAULT :LOAD PA : -000 - NO HANDLE LISTING SPACE FOR BINARY OUTPUT : -001 -040 - NO HANDLE CROSS REFERENCE : -0 -0 </pre>

VAX-11/780 MICROCODE, MEMORY CONTROL FUNCTIONS

October 11, 1976

		Trap op										
		1	2	3	4	5	6	7	8	9	0	
		C	I	M	S	A	I	D	T	E		Y = trap on condition
		M	K	M	P	R	D	D	E	I		N = trap on condition on any VCC;
		K	A	T	E	A	J	A	P	P	E	SECONDS:TRAP OR RETRY,NO,TRAP
		C	V	S	S	G	G	P	D	A	A	H = do not trap on condition
		K	E	S	E	E	M	P	P	P		- = hardware behaviour unspecified;
												microc must prevent condition
0	0020	0	Y									TEST,CC-K
0	0021	0	Y									MOV,NO-K
0	0030	0	Y									TEST,AD-K
0	0031	0										
0	0100	0										
0	0101	0	Y									LRSTS,7,NO-K
0	0110	0	Y									LRSTS,7,NOM
0	0111	0	Y									LOCKRST,7,NO-K
0	1300	0	Y									PCAD,C,PC-K
0	1301	0	Y									PCAD,C,NO-K
0	1310	0	Y									PCAD,C,NO-K
0	1311	0	Y									PCAD,C,NO-K
0	1110	0	Y									PCAD,C,NO-K
0	1101	0	Y									LOCKRST,7,NO-K
0	1110	0	Y									LOCKRST,7,NO-K
0	1111	0										
1	0204	0										DEL,FOLD
1	0207	0										DEL,FOLD,H,LM
1	0210	0										MPAL,0010
1	0211	0										AL,0010
1	0101	0	Y									EXTWSTL,F
1	0107	0	Y									LRSTS,7
1	0110	0										
1	0111	0	Y									LOCKRST,7,P
1	1200	0										
1	1201	0	Y									PCAD,P
1	1210	0	Y									PCAD,INT,NO-K
1	1211	0	Y									
1	1101	0	Y									LOCKSEAD,P
1	1110	0										
1	1111	0	Y									ALLO,1B,PCAD
0	0004	1										NO,NO,NO,NO,NO,NO,NO
1	0007	1										NO,NO,NO,NO,NO,NO,NO

and: H=1 on trap; A=A; S=S; R=R; P=PCAD; PC=PCAD


```

RC[ ]_D<K ] *RANX/D,ANX/RATX,BTX/KMX,KNX/W2,ALU/A+B,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_D<K ] *RANX/D,ANX/RATX,BTX/KMX,KNX/W2,ALU/A-B,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_D<LEFT ] *RANX/D,ANX/RATX,BTX/KMX,KNX/W2,ALU/A,SHF/LEFT,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_D<LEFT3 ] *RANX/D,ANX/RATX,BTX/KMX,KNX/W2,ALU/A,SHF/LEFT3,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_D<CHK<K ] *RANX/D,ANX/RATX,BTX/KMX,KNX/W2,ALU/0R,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_D<TR<2 ] *RANX/D,ANX/RATX,BTX/KMX,KNX/W2,ALU/0R,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_D<FRONT<K ] *RANX/D,ANX/RATX,BTX/KMX,KNX/W2,ALU/0R,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_D<EXT ] *RANX/D,ANX/RATX,BTX/KMX,KNX/W2,ALU/0R,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*

;RC[ ]_X... THRU RC[ ]_YV...

RC[ ]_K ] *KNX/W2,KNX/KVX,ALU/B,SHF/ALL,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_K<1 ] *ANX/RATX,BTX/KMX,KNX/W2,ANX/W2,ALU/A+B,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_K<LEFT2 ] *ANX/W2,ANX/RATX,ALU/B,SHF/ALL,DT/UNQ,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_K<RIGHT2 ] *ANX/W2,ANX/RATX,ALU/B,SHF/RIGHT2,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_LA ] *ANX/LA,ALU/A,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_LA<AND<K ] *ALU/LA,AND<K,RC/01*
RC[ ]_LA<CTX ] *ANX/LA,ALU/A,SHF/ALL,DT/INST,DEF,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_LA<B ] *ANX/LA,KNX/W2,ANX/W2,ALU/A-B,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_LB ] *ANX/LB,ALU/B,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_LB<LEFT ] *ANX/LB,ALU/B,SHF/LEFT,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_LD ] *ANX/LC,ALU/D,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_NDI<Q ] *RANX/D,ANX/RATX,ALU/NDI,RC/01*
RC[ ]_P&K<FF ] *ANX/P&K<T,FL,ALU/D,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_RC ] *ANX/PC,ALU/B,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_Q ] *RANX/Q,ANX/RATX,ALU/A,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_Q<0&1 ] *RANX/Q,ANX/RATX,BTX/KMX,KNX/W2,ALU/A,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_Q<AND<N ] *RANX/Q,ANX/RATX,BTX/KMX,KNX/W2,ALU/AND,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_Q<AND<N<K ] *RANX/Q,ANX/RATX,BTX/KMX,KNX/W2,ALU/AND<N,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_Q<1 ] *ALU_Q<0+1,RC/01*
RC[ ]_Q<K ] *RANX/Q,ANX/RATX,BTX/KMX,KNX/W2,ALU/A-B,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_Q<K ] *RANX/Q,ANX/RATX,BTX/KMX,KNX/W2,ALU/A-B,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_Q<LEFT ] *RANX/Q,ANX/RATX,ALU/A,SHF/LEFT,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_Q<LEFT3 ] *RANX/Q,ANX/RATX,ALU/A,SHF/LEFT3,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_Q<N&K<+1 ] *RANX/Q,ANX/RATX,ANX/W2,ALU/A-B,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_Q<+PC ] *RANX/Q,ANX/RATX,KNX/PC,ALU/A+B,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_Q<+P+1 ] *RANX/Q,ANX/RATX,KNX/PC,ALU/A+B+1,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_Q<RIGHT ] *RANX/Q,ANX/RATX,ALU/A,SHF/RIGHT,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_Q<SAT ] *RANX/Q,ANX/RATX,SAT,DT/W2,ALU/A,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_R<00<RIGHT ] *ANX/R,ANX/R&D,ALU/B,SHF/RIGHT,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_RAN<3&0 ] *RANX/D,ANX/RATX,BTX/KMX,KNX/W2,ALU/A-B,VAR/LCAD,SHF/ALU,SPO,R/WRITE,RC,SPO,RC/01*
RC[ ]_SC<ALU ] *SHF/ALL,SPO,R/WRITE,RC<SC*

```



```

STATE_STATE=FE *EMX/FE, E4,U/A-B, WSO/LOAD, STATE*
STATE_STATE=PE *EMX/PE, E4,U/A-B, WSO/LOAD, STATE*
STATE_STATE=X[] *EMX/PT, EMX/AX, FALU/A-B, NSO/LOAD, STATE*
STATE_STATE=X[] *EMX/SI, EMX/KMK, FALU/A-B, WSO/LOAD, STATE*
STATE_STATE=DR, FE *FA, U/DR, EMX/TE, WSO/LOAD, STATE*
STATE_STATE=DR, K[] *EMX/PT, EMX/KMK, E4,U/DR, WSO/LOAD, STATE*
;SKPC STATES
STATE_SK_LLNG *STATE_K[,4]*
STATE_STATE_FLAG_SKPLONG *STATE_STATE.L.ANDNOT.K[,4]*
;DLEPC STATES
STATE_FLAG *STATE_K[,DPRD]*
STATE_PREDC *STATE_K[,RD]*
STATE_STATE.AN.STOC *STATE_STATE.ANDNOT.K[,SF]*
STATE_STATE.AN.STOC *STATE_STATE.ANDNOT.K[,7F]*
STATE_STATE.AN.DENDBL *STATE_STATE.ANDNOT.K[,B]*
STATE_STATE.AN.NDTPRODF *STATE_STATE.ANDNOT.K[,7F]*
STATE_STATE.AN.PFOCC2PRD *STATE_STATE.ANDNOT.K[,D0]*
STATE_STATE.DR.KDGNP *STATE_STATE.DR.K[,8]*
STATE_STATE.DR.JIB *STATE_STATE.DR.K[,4]*
STATE_STATE.DR.DENDBL *STATE_STATE.DR.K[,B]*
STATE_STATE.DR.FILL *STATE_STATE.DR.K[,7]*
STATE_STATE.DR.FLOAT *STATE_STATE.DR.K[,D0]*
STATE_STATE.DR.NDVA *STATE_STATE.DR.K[,D0]*
STATE_STATE.DR.PAINT *STATE_STATE.DR.K[,1]*
STATE_STATE.DR.PAINT *STATE_STATE.DR.K[,2]*
;MATCH STATES
STATE_INNEROBL *STATE_K[,1]*
STATE_INNERSRC *STATE_K[,3]*
STATE_OUTEN *STATE_K[,ZERO]*

SWAPD *DR/DT, BL, SWAP*

VAL,UJ *VAX/LOAD*
VAL,U *EMX/D, EMX/PAK, ALU/A, VAX/LOAD*
VAL,OX[+]4Q *EMX/D, ANO, PAWA, OCT, DT/DT, SMX/RBYX, ALU/A+B, VAX/LOAD*
VAL,ANDNOTY,K[] *EMX/D, ANO, PAWA, EMX/KMK, KX/Q, ALL/ANDNOT, PAK/LOAD*
VAL,D+[] *EMX/D, ANO, PAWA, KMK/PT, EMX/NNC, ALL/4+Q, VAX/LOAD*

```


VAX-11/780 SYSTEM MICROCODE MACROS

```

RETURN60 *SUB/RET./J/60*
RETURN61 *SUB/RET./J/61*
RETURN100 *SUB/RET./J/100*
RETURN10C *SUB/RET./J/10C*
RETURN10F *SUB/RET./J/10F*
SET_CCI1N5T1 *CEN/NSI.DEP.OT/INST.DEP*
SET_CCI1N5G1 *CEN/NSI.DEP.OT/LONG*
SET_CCI1N5R *CCK/RS*
SET_FPD *MSC/SE.FPD*
SET_V_AVC_2 *CON/TS.2*
SET_NEXT_ERR *NSC/SE.NEXT.ERR*
SET_N6Z *CK/442.PLJ*
SET_PSL_G1AWK1 *CM/CAW1*
SET_V *CM/SC.V*
START_JR *JRC/START*
STOP_IB *J6C/STOP*
TEST_IB_ACHK *CT/TEST.RECHK.VAK/NOP*
TEST_IB_NCHK *CT/TEST.RECHK.VAK/NOP*
TRAP_ACI1 *ACE/TRAP.ACM/8*
NOPD *CI/NDP*
WRITE_NFST *AB/R/5F1,OK/3,CLR,IB.COND,PC_PC+R,SUB/SPC,J/66D*

.TDC Branch Enable Macro Definitions*
ACCEL? *BEN/ACCEL*
ACC_SYNC? *BEN/ACCEL 1.03/3*
AC_LBY? *BEN/IN.RESJPT- 1.03/3*
ALIGNED? *BEN/AL.T551* 1.05/17*
ALU? *BEN/ALU* 1.06/07*
ALU_INT *BEN/ALU*
ALU_IOP *BEN/ALU-I*
BCDSON? *BEN/DECIMAL* 1.02/2*
CS17 *BEN/CS1*
CONSOLE_MODE? *BEN/PS...MODE* 1.05/18*
CO? *BEN/CO-I* 1.04/0E*
D11? *BEN/DU*
D27 *BEN/CO-I* 1.04/0B*
D2-B? *BEN/CO-I* 1.04/0B*
D3? *BEN/CO-I* 1.04/0C*
D3-0? *BEN/CO-I*
D31? *BEN/COI64S* 1.03/6*

```

VAX-11/780 SYSTEM MICROCODE MACROS

```

DATA TYPE?              *BEN/0/0/0/TYPE*
D.BD?                   *BEN/D/BD/0*                1:04/0E*
D.C?                    *BEN/D/0/TYPE*             1:04/0C*
D.E?                    *BEN/D/0/TYPE*             1:04/0B*
D.F?                    *BEN/D/0/TYPE*             1:04/0A*
D.G/TEST?              *BEN/G/0/TYPE*
D.R.E.C?               *BEN/S/LONS*
EALLO?                 *BEN/CALL*
CALJ.N?               *BEN/EALL*                1:04/07*
EALJ.L?               *BEN/EALL*                1:04/03*
EALJ.D?1?             *BEN/EAL/OH*
PDT?                  *BEN/LAST/REF*
L.R./ES?              *BEN/LS/TEST*
JM?                   *BEN/INIT/ABORT*
JYTRBUFF.REQ?        *BEN/INTRUPT*            1:03/3*
TRC1?                 *BEN/ALL*                1:04/0D*
TRC.C?1?              *BEN/ALL*
TR?                    *BEN/TR/0*                1:03/0*
TR2-1?               *BEN/LR/0*
L.A.S./REF?          *BEN/LAST/REF*
MODE.-SS.ACTLY.2?   *BEN/ACTLY.2/BEN/REC*      1:03/3*
NULL?                *BEN/VOL*
V.S./ERR?            *BEN/LAST/REF*            1:04/0E*
PC.WDICE?            *BEN/PC/MODE*
PS.C?                *BEN/SL/CC*                1:04/0E*
PS.L/CC?             *BEN/SL/CC*
PS.L/DDE?            *BEN/PAL/MODE*
PS.L?                *BEN/P/SL/CC*             1:04/7*
PS.L.1?              *BEN/P/SL/CC*             1:04/0D*
PS.L.2?              *BEN/P/SL/CC*             1:04/0B*
PS.L.3?              *BEN/P/SL/CC*             1:05/0E*
VIB.WALID?           *BEN/D/0/0/TYPE*
DLAG?               *BEN/S/LONS*                1:03/3*
R.OO.EMPTY?          *BEN/VALU-0*              1:04/7*
RST?                 *BEN/ROR*
SC?                  *BEN/S?
SC.GT.0?             *BEN/S?
SC.LE.0?             *BEN/S?
SLONS?              *BEN/S/LONS*
SRC.PC?              *BEN/S/RAL.PC*
SS?                  *BEN/EALL*                1:04/0E*
STATE?               *BEN/STATES-0*            1:04/0E*
STATE??              *BEN/STATES-0*            1:04/0C*

```

FPA CONTROL ROM FIELD DEFINITIONS

• FIELDS ARRANGED FROM HI TO LO ORDER BITS

INTOL
HEXA-ORIGINAL

MACZ=0,3,39,1-

NEXT ADDR. IS DEFAULT IS THE FOLLOWING
MICRO WORD

RENZ=0,3,36,1

IBNMXZ: TABLE

NCB=0
JSA*(*)
DC30=5
REN3=3
REN4=4
REN5=5
REN6=6
REN7=7

DEFAULT
HERE TABLE FOR EXPLANATION

MMXZ=2,1,54,0

MEMJ & EXPZ

LA=0
IE=1
PE=2
CONF=3

USEL LA TO LOGO
USEL IE TO EQUA
USEL PE TO EQUJ
USEL CONF TO EQUA...

EMXZ=0,3,32,10

EMUL 0 3MFH

KM=0
A=1
PEC=2
IR=0

PEC: MICRO-24/10K (CONSTANT)
IX: REGISTER
RESTORE CYCLES (CIR) NO. ACTION
USEL IR TO EQUJ

EMXZ=0,1,30,0

CALL: CONTROLS

```

      4=0
      4=8=1
      5=2=0
      6=1=0
;PASS_BWJA
;LOCK_MINUS_BWA
;DATA_PLUS_BWA
;EALU=3FF
;SYNC TO CPU
;ASSERT_FPS=NO

;MCTL/=0.1.0.1,0
;START A MULTIPLY
;EXPONENT PROCESSOR CONTROLS

      NOP=0
      DNT=1
;POLY_ARG_EXP_RET_GETS_EALL
;PRODUCT_EXP_RET_GETS_E4,U
;LOAD_PP_B_XR
;LB_GETS_BUS_E
;LB_GETS_BUS_E, XR_GETS_E4,U
;CB_BUS, PR_TALU
;LB_BUS, PR_CALU_EALL
;CA_BUS A
;LA_BUS, XR_TALL
;LA_BLS, PR_EALL
;LA_BUS, PR_CNR_CALU
;LA_BUS A, LB_BLS B
;LA_BLS A, LB_BLS B, XR_EALL
;LA_BLS A, LB_BLS A, PR_TALU

      NOP=0
      LDX=01
      LDP=02
      PR_A=03
      LDE=04
      XR_LP=05
      PR_LB=06
      PR_XR_LB=07
      LDD=08
      SR_LA=09
      PR_A=0A
      PR_AB_LA=0B
      LDC=0C
      XR_LP=0D
      PR_LB=0E
      LD_ALI=0F

```

FPA CONTROL ROM FIELD DEFINITIONS

WAIT=0, 1, 2, 3, 0

MP=0
M411=1

RENDERABLE STALL

M52/=0, 3, 20, 0

MISCELLANEOUS CONTROLS

M73=0
CALD=1
M8=2
M9=0=5
OC=1
EM=5
M9=5
M1=7

EMULY ADD FOR SIGN PROCESSOR
LEFT REGISTER WITH ZERO DFRD
CLEAR REGISTER REGISTER
FORWARD DIR. 11111111
LOAD SIGN OF 0 FOR FPLY
INSTRUCTION IN BRANCH 0
INSTRUCTION BRANCH 1

M4L/=5, 2, 3, 0

INCREMENT REGISTER

M0F=3
M1=2
LD=0

SHIFT LEFT (NORMALIZE)
LOAD BUS A, BUS B

M0R/=0, 2, 16, 0

FOR SCRATCH PAD CONTROLS

CRU=0
DMR=1
RFR=2
DP=3

REGISTER ADDRESS FROM CPU
M9=1, PR3=1
M91, SP2
M911, PRN

FPA CONTROL ROM FIELD DEFINITIONS

```

ESC7=6.4.12.3
; DATA SOURCE FOR BUS A AND BUS B

M7H=0
N=4
M=5
M=5
INT=7
M=6
M=5
M=5
M=08
PAL=0BC
PAL=0D0D
PAL=0DCE

; 4007=0C.4.R10
05=0
081=1
081=2
R=0D
0E=4
0E=5
0E=6
0E=7
1D=0
5.8=0A
0=0C
2=0D

; 6007=0.3.5.0
100=0
1D0=1
4.8A=2
6.0=0D

; DATA SOURCE FOR BUS A AND BUS B

; INTEGER PRODUCT HI TO BUS A
; INPUT TO BUS A, BUS A TO BUS B
; ASHFT & FALL TO BUS A, R TO B
; PROD/QUOTI TO BUS A, P/OI TO BUS B
; INTEGER (001) TO BUS A
; R, R, R TO BUS A, R, R
; BUS DATA REGISTER TO BUS
; IE TO BUS A, R TO BUS 0
; R TO BUS A, R TO BUS B
; HARDWARE DETERMINED
; FALL TO BUS A, P/OI TO BUS B
; FALL TO BUS A, FALL TO BUS B

; FRACTEN PROCESSOR CONTROLS

; LEAD ARI, ARD
; LEAD ORI
; LEAD ARI
; LEAD ARI, ORI
; LEAD SRI, BRO
; LEAD ORC
; LEAD ARD
; LEAD BRD, ARD
; LEAD ARI, BR
; HARDWARE DETERMINED: MOD/SUB
; OUTLET AR
; OUTLET BR

; SIGNATCH CONTROLS

; SIGNATCHES UNCHANGED
; SIGNATCHES = 5A
; IF SJB, 5A0=001 5A ; ELSE SA 0= 5A
; RESULT SIGN = 5A

```

FPA CONTROL ROM FIELD DEFINITIONS

```

LSB=4      (LSB 419) TO SB
LSB=3      (LSB 418) TO SA
LSB=2      (LSB 417) TO SA
LSB=1      (LSB 416) TO SA

```

```

LSB=4      (LSB 419)
LSB=3      (LSB 418)
LSB=2      (LSB 417)
LSB=1      (LSB 416)

```

PROGRAMMER REGISTER CONTROLS

LSM/OLTL4LE

LOAD REMINDER REGISTER

LSM-1
LSM-0

MULTIPLIER MESSAGE CONTROLS

OLTL/SL4LD

LOAD MULTIFLOND

MS-0
MS-1

LOAD THREE HALF OF MULTIFLOND

MS-2
MS-3

LOAD ONE HALF OF MULTIFLOND

MS-4
MS-5

LOAD ONE HALF OF MULTIFLOND

MS-6
MS-7

LOAD ALL FOUR B-R

LSM-8
LSM-9

LOAD M-DEPT INT DEMULTIPLIER HIGH FRACTION

MS-10
MS-11

LOAD MULTIFLOND INTERM

MS-12
MS-13

LOAD MULTIFLOND

MS-14
MS-15

LOAD CONTROL HALF OF MULTIFLOND

MS-16
MS-17

LOAD MULTIFLOND HIGH FRACTION

MS-18
MS-19

CONTROL INITIALIZATION

MS-20
MS-21

BEN TABLE

```

*****
|
|
|
|
|*****

```

BEN

LSB=20
LSB=19

ADDRESS<>

ADDRESS<>

CONTROL

```

1  F_DAT H      IRDR) L      DRDR) L (OPCODE BRANCH)
2  SWR H        SAR H        SWR H (NORMALIZATION SHIFT WITHIN RANGE)
3  ZSR H        D-D H        A-C H (ZEROS AND RESERVED OPERANDS)
4  POLY CONE L  CFSYNC H     FIDAT H (SYNCHRONIZATION WITH CPU)
5  (A DR B)C H  SUB+EDC) H    SUB+EDC+EDC) H (EXP. DIFF.)
6  0            0            MUL/REV CONE H
7  0            [RR=0+RR<5] L  PRY<5 H (OVER/UNDERFLOW IN POLY)


```

TRANSFER MACRO DEFINITIONS

```

AR_PROG        *BSC/PR, FIDC/AR*
BFDRK         *NSC/LR, NAJ, 100, INIT/WAIT*
BUN_C         *BSC/NU, EALC/PR, FF, AMXC/PR*
CPU_AYSH      *EMXC/NK, H-C/PH, AMXC/PR, EALUC/A*
CPU_AYAL      *EMXC/NK, SSC, NL, AMXC/PR, EALUC/A*
EALL_PR       *AMXC/PR, EALUC/A*
EALL_FR-NR    *AMXC/PR, EMXC/NK, EALUC/A-B*
EPC          *NSC/OC*
FPA_IRD       *SCR/R, R, I, AXD/A*, NSC/IRD, ESC/R, SGNC/LDS, DPLD/LDR, R, EAC/LDR*
FPSYNC        *FPSYNC/PS*
HUB          *NGC/OP, FALC/PS, FALC/LD, SGNC/A, RES, BSC/NH, DPLD/INIT, NSC/RR, D*
L&PR_LB       *BSC/NH, FANC/LB, EALUC/A, DPC/PR, LA*
L&PR_PR-N     *AMXC/PR, EALUC/A-B, EMXC/PS, BSC/NH, EAC/PR, LA*
L&SS4_0       *EALLC/K, F, F, AXD, NK, BSC/NH, EAC/LDR, SGNC/A, RES, AMXC/PR*
L&C           *EALLC/K, FF, EPC, H, EMXC/NH, F&C/LD, AMXC/PR*
L&LB          *AMXC/PR, H, F&C/PR, EALUC/A, BSC/NH, EAC/LDR*
L&PR         *AMXC/PR, EALC/A, EMXC/PR, BSC/NH, EAC/LDR*
L&PR-N       *AMXC/PR, F, ALLC/A-B, EMXC/PS, BSC/NH, EAC/LDR*
L&PR-N       *AMXC/PR, F, ALLC/A-B, EMXC/PS, BSC/NH, EAC/LDR*
L&D          *EALUC/K, FF, EMXC/NK, NSC/OC, F&C/LDR, SGNC/LDS*
L&PR         *AMXC/PR, F, ALLC, 4, EMXC/LB, BSC/NH, EAC/LDR*

```

SECTION 6
TROUBLESHOOTING TOOLS/DIAGNOSTICS

CONSOLE HELP FILE

PRO-127707 CONSOLE HELP FILE FILE # 4-00000107

GLOBAL: -DISPLAYS IN A WINDOW, BY NAME OR THE PROGRAM'S
SYMBOLIC NAME(S) AND THE NUMBER OF DISPLAYS (NUMBER)
[NAME], [PROGRAM], [SYMBOLIC], [ID] (NUMBER) (SYMBOLIC)
[NAME] (SYMBOLIC) (SYMBOLIC)
[ID] (NUMBER) (NUMBER)
[ID] (SYMBOLIC) (SYMBOLIC) (SYMBOLIC) (NUMBER)
[ID] (SYMBOLIC) (SYMBOLIC) (SYMBOLIC) (NUMBER)
[ID] (NUMBER) (NUMBER) (NUMBER) (NUMBER) (NUMBER)

SYMBOLIC IS A NAME OF VALUE OF THE SYMBOLIC SYMBOLIC NAME,
OR A VALUE OF VALUE OF THE SYMBOLIC SYMBOLIC NAME (NUMBER)
FOR NAME, IS FOR NAME

ALL COMMANDS ARE TERMINATED BY ENDING KEY.

SEARCH: [SYMBOLIC] -DISPLAYS IN-TYPE OF SYMBOLIC
INCLUDE: [SYMBOLIC] [NAME] -INCLUDES FOR THE IN-TYPE
ONE & MORE OF THE IN-TYPE AND SYMBOLIC IN-TYPE
FOR IN-TYPE AND SYMBOLIC IN-TYPE

[ID] FOR SYMBOLIC IN-TYPE OF SYMBOLIC
[ID] FOR IN-TYPE AND SYMBOLIC
[ID] FOR IN-TYPE AND SYMBOLIC IN-TYPE
[ID] FOR SYMBOLIC IN-TYPE & IN-TYPE AND SYMBOLIC
[ID] FOR IN-TYPE AND SYMBOLIC
[ID] FOR IN-TYPE AND SYMBOLIC

EXPLAN: IS A NAME OF SYMBOLIC ADDRESS IN-TYPE, THE SYMBOLIC
IN-TYPE COMMAND SYMBOLIC IN-TYPE AND SYMBOLIC

SEARCH: [ID] -SEARCHES IN-TYPE OF SYMBOLIC, IN-TYPE
[ID], [ID], [ID], & IN-TYPE AND SYMBOLIC
SEARCH: [ADDRESS] -SEARCHES THE IN-TYPE AND SYMBOLIC
TO THE IN-TYPE, IN-TYPE & IN-TYPE AND SYMBOLIC
SEARCH: -SEARCHES & IN-TYPE AND SYMBOLIC
SEARCH: -SEARCHES THE IN-TYPE
SEARCH: -SEARCHES THE IN-TYPE FROM SYMBOLIC IN-TYPE
SEARCH: [ID] -SEARCHES THE IN-TYPE

CONSOLE HELP FILE

- *HELP* *HELPS CONSOLE COMMANDS LISTING, CONSOLE
 HELPS COMMANDS LISTING, AND
 HELPS COMMANDS LISTING AND OTHER
 IN AN ALPHABETIC ORDER FILE TO HELP YOU FIND
 THE COMMANDS YOU WANT TO USE.
- *HELP* *HELPS* COMMANDS LISTING, CONSOLE
 HELPS COMMANDS LISTING, AND
 HELPS COMMANDS LISTING, AND
- *HELP* *HELPS* COMMANDS LISTING, CONSOLE
 HELPS COMMANDS LISTING, AND
 HELPS COMMANDS LISTING, AND
- *HELPS* *HELPS* COMMANDS LISTING, CONSOLE
 HELPS COMMANDS LISTING, AND
 HELPS COMMANDS LISTING, AND
- *HELP* *HELPS* COMMANDS LISTING, CONSOLE
 HELPS COMMANDS LISTING, AND
 HELPS COMMANDS LISTING, AND
- *HELP* *HELPS* COMMANDS LISTING, CONSOLE
 HELPS COMMANDS LISTING, AND
 HELPS COMMANDS LISTING, AND
- *HELP* *HELPS* COMMANDS LISTING, CONSOLE
 HELPS COMMANDS LISTING, AND
 HELPS COMMANDS LISTING, AND
- *HELP* *HELPS* COMMANDS LISTING, CONSOLE
 HELPS COMMANDS LISTING, AND
 HELPS COMMANDS LISTING, AND

CONSOLE ABBREVIATION RULES

TRACED 11796 CONSOLE ABBREVIATION RULES 198-0 8-20-77

THIS FILE SHOWS THE ABBREVIATION RULES CURRENTLY IN USE THAT WILL BE RECEIVED BY THE CONSOLE OPERATOR. LISTED.

CONSOLE	SUBJECT ABBREVIATION ADOPTED
'ACTIONS ADDRESS'	'A ADDRESS'
'ADDRESS ADDRESS CONTROL'	'A ADDRESS CONTROL'
'ADDRESS ADDRESS'	'A ADDRESS'
'ADDRESS'	'A'
'CALL'	'C'
'CALL'	'C'
'CODE'	'C'
'CONTROL'	'C'
'DATA'	'D'
'DATA ADDRESS'	'D A'
'DATA'	'D'
'DATA ADDRESS NUMBER'	'D A NUMBER'
'DATA STOP BAR'	'D S B'
'DATA STOP CODE'	'D S C'
'DATA STOP INDICATION'	'D S I'
'DATA STOP'	'D S'
'DATA ADDRESS'	'D A NUMBER'
'DATA ADDRESS'	'D A ADDRESS'
'DATA STOP'	'D S C'
'DATA STOP'	'D S I'
'DATA STOP BAR'	'D S B'
'DATA STOP SUB'	'D S S'
'DATA STOP SERIAL'	'D S S R'
'DATA STOP'	'D S S R'

CONSOLE ABBREVIATION RULES

'LOAD OPERAND'	'LO OPERAND'
'LINK'	'LL'
'MACHINE'	'M'
'MACHINE ADDRESS-OPERAND'	'M ADDRESS-OPERAND'
'MCR'	'M'
'MESSAGE DELC'	'M DELC'
'REDDO'	'RED'
'KEY TERMINAL FIELD-COMMAND'	'KEY F FIELD-COMMAND'
'NOT TERMINAL PROGRAM'	'N T P'
'NOT INITIAL COMPUTATION'	'N I C COMPUTATION'
'NOT LINK'	'N L'
QUALIFIERS	
ADVICE	AD
WORD	W
CODE	C
LOAD	L
INITIAL	I
KEY	K
OPERATIONAL	O
PROGRAM	P
TERMINAL	T
FIELD	F
COMPUTATION AND TERMINATION	
COMPUTATION	C
TERMINATION	T

CONSOLE-REMOTE ACCESS HELP FILE

REMARK TASK: RESTARTED DEPENDS ON IDLING. CONSOLE IS
ALWAYS LOCAL AND FOR IN TERMINAL. THIS
SOURCE IS THE SERIAL AND REMOTE OF THE
SERIAL CONSOLE TERMINAL TASK.

REMARK LOGS: FOR EACH CHARACTER FROM A TASK WITH THE
SOURCE FROM THE OPERATING SYSTEM,
REMARK LOGS COPY: FOR EACH THE LOG SERIAL FILE A COPY OF
A BINARY WITH THE FILE NAME FOR EACH.

REMARK LOGS CONTROL: FOR EACH THE LOGS CONTROL TO CONTROL THE SYSTEM WITH
THE CONSOLE SERIAL AS IN THE REMOTE MODE, THE
MODE OF A CONTROL FROM THE SERIAL TERMINAL.

REMARK LOGS ERROR: FOR EACH THE CONSOLE TO SERIAL TERMINAL THAT THE
A LOGS OF CONTROL AS IN THE SERIAL TERMINAL.

REMARK LOGS SERIAL: FOR EACH SERIAL OF CHARACTER FROM IN THE
REMARK LOGS COPY: FOR EACH THE LOG SERIAL FILE A COPY OF
SERIAL TO SERIAL TERMINAL.

REMARK SERIAL ERROR: FOR EACH SERIAL OF SERIAL SERIAL OF SERIAL
FROM SERIAL FROM LOGS OF SERIAL DETECTED.

MICRODEBUGGER HELP FILE

REVISED MAY 1977

DO NOT STOP PAUSING, TYPE TO

CHANGES COMMANDS ARE INDICATED BY CARriage RETURNS:

'EPR ADDRESS' - DISPLAYS PHYSICAL MEMORY

'EPC ADDRESS' - DISPLAYS CPU REGISTER

'E' ADDRESS' - DISPLAYS CPU REGISTER, MEMORY ADDRESS AND

HEX VALUE OF REGISTER, MEMORY ADDRESS AND VALUE

OF REGISTER AND MEMORY, DISPLAYS DATA VALUE

OF FIELD SPECIFIED.

HEX VALUE OF REGISTER = NOT FOR ADDRESS, CPU REGISTER, MEMORY
ADDRESS, CPU REGISTER, CPU REGISTER, MEMORY, CPU
REGISTER, CPU REGISTER, CPU REGISTER, CPU REGISTER, CPU REGISTER

'E R ADDRESS' - DISPLAYS CPU REGISTER

'E R ADDRESS' - DISPLAYS CPU REGISTER

'E R ADDRESS' - DISPLAYS CPU REGISTER AND CPU REGISTER
REGISTER

HEX VALUE OF REGISTER = NOT FOR ADDRESS, CPU REGISTER, CPU REGISTER, CPU REGISTER

'E R ADDRESS' - DISPLAYS CPU REGISTER

'E R ADDRESS' - DISPLAYS CPU REGISTER

'E R ADDRESS' - DISPLAYS CPU REGISTER AND CPU REGISTER

- DISPLAYS CPU REGISTER AND CPU REGISTER

HEX VALUE OF REGISTER, CPU REGISTER AND CPU REGISTER

HEX VALUE OF REGISTER

HEX VALUE OF REGISTER AND CPU REGISTER AND CPU REGISTER AND CPU REGISTER

HEX VALUE OF REGISTER

MICRODEBUGGER HELP FILE

- 'D RA ADDRESS> DATA' ->DEPOSIT DATA TO RA REGISTER
- 'L R0 ADDRESS> DATA' ->DEPOSIT DATA TO R0 REGISTER

- 'P [REGISTER-NAMED] DATA' ->PRINT DATA TO ONE OF THE REGISTERALLY
 NAMED REGISTERS (LIST ABOVE).
 NOTE: DEPOSITS IN THE R0R REGISTER ARE NOT SUPPORTED.

- 'RESUME' ->RESUME MICRO-INSTRUCTION EXECUTION AS
 SPECIFIED BY COUNTERS OF MICRO-PCOUNT

- 'START ADDRESS>' ->START MICRO-EXECUTION AT ADDRESS>

- 'HALT' ->HALT THE MICRO-PROCESSOR

- 'NEW STATE' ->SET THE STATE OF MICRO-PACOM UNIT
- 'CLEAR STATE' ->CLEAR THE STATE OF MICRO-PACOM UNIT

- 'STEP STEP' ->EXECUTE SINGLE MICRO-INSTRUCTION WITH F-DE-
 CLARE IN CONTROL WITH SINGLE ONE MICRO-
 INSTRUCTION T. NUMBER. LIES LAST THE
 ADDRESS/INSTRON.

- 'SINGLE STEP' ->EXECUTE SINGLE MICRO-INSTRUCTION WITH F-DE,

- 'EXECUTE' ->EXECUTE IN THE CURRENT ADDRESS

- 'DATA [FILE-NAME]' ->GET THE FILE: FILE OF FILE: NAME T
- 'DATA [FILE-NAME]' ->GET THE FILE: FILE OF FILE: NAME T

- NOTE: 'DATA' IS USED TO SET THE A FIELD CONTAINING AN ADDRESS-
 CHECKED FIRST IN THE ACS POSITION OF THE CURRENT STATE.
 ADDRESS- IN THE: W UP TO THE CURRENT STATE
 IF THE FILE IS USED FOR ALL PARTS OF THE ACS,
 DATA: NAME IS THE DIRECTLY ADDRESS.

ERROR MESSAGE HELP FILE

1*FILE=STRING* IS INCOMPLETE

THE FILE=STRING IS NOT A COMPLETE COMMAND COMMAND

1*TEXT=STRING* IS INCOMPLETE

THE TEXT=STRING IS NOT RECOGNIZED AS PART OF A CURRENT

FILE NAME KEY

A <FILE=NAME> GIVEN WITH A COMMAND CAN NOT BE TRANSLATED TO READ

FILE NOT FOUND

A <FILE=NAME> GIVEN WITH A FILED ON THE CURRENT USER FOR
MATCH KEY FILE ON THE CURRENTLY LOADED FLOPPY DISK, CAN ALSO
BE GENERATED BY THE KEY, FROM, OF AN ATTEMPTED LOG LOAD OF
HELP FILE, LOGS FILE, OR LOG FILE TO MESSAGE FROM FLOPPY.

1NO CPU RESPONSE

CONSOLE TIME-OUT WAITING FOR A RESPONSE FROM CPU

1NO KEY IN CONSOLE WAIT STATE, COMMAND REJECTED

A CONSOLE COMMAND ACQUIRING RESPONSE FROM CPU HAS ISSUED
WHILE THE CPU WAS NOT IN THE CONSOLE SERVICE LOOP

1CPU CLK STOP, COMMAND REJECTED

A CONSOLE COMMAND THAT REQUIRES THE CPU CLOCK TO BE RUNNING
HAS ISSUED WHILE THE CLOCK HAS STOPPED

1FLOPPY ERR,CODE#X

THE CONSOLE FLOPPY DRIVE DETECTED AN ERROR. CODES ARE AS
FOLLOWS:CODE#X ARE ALWAYS PRINTED IN HEX. CODE#

CODE#1 FLOPPY HARDWARE ERROR(CAL,PARITY,KEY)

CODE#2 FILE NOT FOUND

CODE#3 FLOPPY DRIVE DRIVE OVERFLOW

CODE#4 CONSOLE SOFTWARE REQUESTED AN INVALID SECTOR NUMBER

1FLOPPY NOT READ

THE CONSOLE FLOPPY DRIVE FAILED TO RETURN SPACE WHEN REQUESTED.

1NO BOOT ON FLOPPY

CONSOLE ATTEMPTED TO BOOT FROM A FLOPPY DRIVE DOES NOT CONTAIN
A VALID BOOT BLOCK.

1FLOPPY ERROR ON BOOT

A FLOPPY ERROR WAS DETECTED WHILE ATTEMPTING A CONSOLE BOOT.

ERROR MESSAGE HELP FILE

TRAC-ERR IN FUNCTION

A MICRO-ERROR OCCURRED IN THE CPU WHILE EXECUTING A COMPILE REQUEST. SEE ERROR MESSAGES AND JUMPS AFTER THIS MESSAGE IS PRINTED.

TRMT-REG ERR

A MICRO-ERROR OCCURRED WHILE ATTEMPTING TO REFERENCE A CPU REGISTER (PROCESSOR) REGISTER. AN ILLEGAL ADDRESS WILL CAUSE THIS ERROR.

TRMCR-BRK, CODE=X

AN UNRECOGNIZED MICRO-BREAK OCCURRED. THE CODE RETURNED BY THE CPU IS NOT IN THE RANGE OF RECOGNIZED ERROR CODES. 'X' IS THE CODE THAT WAS RETURNED BY THE CPU.

TRMT-ERR 11110

THE CPU HALTED BECAUSE THE INTERRUPT STACK WAS MARKED INVOLID

TRCPU DEBR-ERR HLT

THE CPU HAS DONE A 'CPUDEBR ERROR' HALT

TRMCR 1/6 REC

THE CPU DETECTED AN ILLEGAL INTERRUPT/EXCEPTION VECTOR

TRMCR 1/6 REC

CPU DETECTED AN INTERRUPT/EXCEPTION VECTOR IN USER AOB AND NO USER HAS KEYS

TRMCR 1/6 REC

A CHANGE MODE INSTRUCTION WAS ATTEMPTED FROM THE INTERRUPT STACK

TRMCR-ERR FAULT.CODE=XX

A VIRTUAL MACHINE OR USERJOB CAUSED AN ERROR IN THE PDLPC MANAGEMENT MICRO-RUNTIME. 'XX' IS A ONE BYTE ERROR CODE RETURNED BY THE RUNTIME, WITH THE FOLLOWING BIT ASSIGNMENTS:

BIT 0 = LENGTH VIOLATION (CODE NUMBERED FROM 01-05)

BIT 1 = FAULT WAS ON A PDL REFERENCE

BIT 2 = WRITE OR MODIFY INTENT

BIT 3 = ACCESS VIOLATION

BITS 4 THRU 7 SHOULD BE ZEROED

ERROR MESSAGE HELP FILE

?CMD-CON ERR

THE CONSOLE DETECTED AN ERROR IN THE FORMAT OF AN INDIRECT
COMMAND FILE. POSSIBLE ERRORS ARE: 1) MORE THAN 60 CHARACTERS
IN AN INDIRECT COMMAND LINE, 2) A COMMAND LINE DID NOT
END WITH A CARRIAGE RETURN AND LINE FEED.

CON PENDING

THIS IS NOT ACTUALLY AN ERROR, BUT INDICATES THAT AN ERROR
IS PENDING AT THE LINE THAT A COMMAND-WAS-DEFERRED
MESSAGE WAS PERFORMED. CONTINUE CPU TO CHECK INTERRUPT.

?MACH-PCS & FPLA VER MISMATCH

THE MICROCODE IN PCS IS NOT COMPATIBLE WITH FPLA.
THIS MESSAGE IS PRINTED ON EACH IOP START OR CONTINUOUS
NO OTHER ACTION TAKEN BY CONSOLE.

?FATAL-PCS & PCS VER MISMATCH

THE MICROCODE IN PCS IS NOT COMPATIBLE WITH THE IOP.
IOP START AND CONTINUE ARE DISABLED BY CONSOLE.

?MACH-MACHINE TIME OUT

INDICATES THAT THE VME-11/70 MICRO-MACHINE HAS FAILED
IN EXCESS OF SEVENHOURS OF TIME THE MAX TIME PERIOD ALLOWED.

EMERGENCY ACCESS NOT SUPPORTED

PRINTED WHEN CONSOLE MODE SWITCH ENTERS A 'RECOVERY' POSITION,
AND THE REPAIR SUPPORT SOFTWARE IS NOT INCLUDED IN THE CONSOLE.

?HWP-6, RESTARTING CONSOLE

THE CONSOLE TOOK A TIME-OUT LOAD. CONSOLE WILL RESTART.


UNEXPECTED TRAP

NOUPT CONSOLE FLOPPY, TRAP CODE 04

CONSOLE CHANGED TO AN UNKOWN VECTOR, CONSOLE REBOOTS WITH THE IOP
IN-BLANK

CONSOLE'S TERMINAL OUTPUT DEVICE IS BLOCKED, CONSOLE WILL REBOOT.

V BUS CHANNEL CONFIGURATION



TR-0008

V-BUS DIRECTORY

CHAN	EST (CH4)	BIT (LOCAL)	DNR	COUPLE	TYPE	SIGNAL NAME
00	0077	00000	JCF	00235	CP0N	UMCF UPISA 07 M
00	0081	00001	JCF	00234	CP10	USCF UPCSV 06 M
00	0085	00002	JCF	00235	CP14	USCF UPISA 05 M
00	0023	00003	JCF	00235	CP10	USCF UPCSV 04 M
00	0088	00004	JCF	00235	CP14	USCF UPCSV 03 M
00	0024	00005	JCF	00235	CP13	USCF UPCSV 03 M
00	0089	00006	JCF	00235	CP14	USCF UPCSV 02 M
00	0091	00007	JCF	00235	CP14	USCF UPCSV 01 M
00	0095	00010	JCF	00235	CP14	USCF UPCSV 00 M
00	0099	00011	JCF	00235	CP14	USCF UPCSV 00 M
00	009A	00012	JCF	00235	CP14	USCF UPCSV 00 M
00	009A	00013	JCF	00235	CP14	USCF UPCSV 01 M
00	009C	00014	JCF	00234	CP14	USCF UPCSV 07 M
00	009D	00015	JCF	00235	CP13	USCF UTRAP H
00	009E	00016	JCF	00235	CP13	USCF UTRAP H
00	009F	00017	JCF	00235	CP13	USCF UTRAP H
00	00A0	00018	JCF	00235	CP13	USCF UTRAP H
00	00A1	00019	JCF	00235	CP13	USCF UTRAP H
00	00A2	00020	JCF	00235	CP13	USCF UTRAP H
00	00A3	00021	JCF	00235	CP13	USCF UTRAP H
00	00A4	00022	JCF	00235	CP13	USCF UTRAP H
00	00A5	00023	JCF	00235	CP13	USCF UTRAP H
00	00A6	00024	JCF	00235	CP13	USCF UTRAP H
00	00A7	00025	JCF	00235	CP13	USCF UTRAP H
00	00A8	00026	JCF	00235	CP13	USCF UTRAP H
00	00A9	00027	JCF	00235	CP13	USCF UTRAP H
00	00AA	00028	JCF	00235	CP13	USCF UTRAP H
00	00AB	00029	JCF	00235	CP13	USCF UTRAP H
00	00AC	00030	JCF	00235	CP13	USCF UTRAP H
00	00AD	00031	JCF	00235	CP13	USCF UTRAP H
00	00AE	00032	JCF	00235	CP13	USCF UTRAP H
00	00AF	00033	JCF	00235	CP13	USCF UTRAP H
00	00B0	00034	JCF	00235	CP13	USCF UTRAP H
00	00B1	00035	JCF	00235	CP13	USCF UTRAP H
00	00B2	00036	JCF	00235	CP13	USCF UTRAP H
00	00B3	00037	JCF	00235	CP13	USCF UTRAP H
00	00B4	00038	JCF	00235	CP13	USCF UTRAP H
00	00B5	00039	JCF	00235	CP13	USCF UTRAP H
00	00B6	00040	JCF	00235	CP13	USCF UTRAP H
00	00B7	00041	JCF	00235	CP13	USCF UTRAP H
00	00B8	00042	JCF	00235	CP13	USCF UTRAP H
00	00B9	00043	JCF	00235	CP13	USCF UTRAP H
00	00BA	00044	JCF	00235	CP13	USCF UTRAP H
00	00BB	00045	JCF	00235	CP13	USCF UTRAP H
00	00BC	00046	JCF	00235	CP13	USCF UTRAP H
00	00BD	00047	JCF	00235	CP13	USCF UTRAP H
00	00BE	00048	JCF	00235	CP13	USCF UTRAP H
00	00BF	00049	JCF	00235	CP13	USCF UTRAP H
00	00C0	00050	JCF	00235	CP13	USCF UTRAP H
00	00C1	00051	JCF	00235	CP13	USCF UTRAP H
00	00C2	00052	JCF	00235	CP13	USCF UTRAP H
00	00C3	00053	JCF	00235	CP13	USCF UTRAP H
00	00C4	00054	JCF	00235	CP13	USCF UTRAP H
00	00C5	00055	JCF	00235	CP13	USCF UTRAP H
00	00C6	00056	JCF	00235	CP13	USCF UTRAP H
00	00C7	00057	JCF	00235	CP13	USCF UTRAP H
00	00C8	00058	JCF	00235	CP13	USCF UTRAP H
00	00C9	00059	JCF	00235	CP13	USCF UTRAP H
00	00CA	00060	JCF	00235	CP13	USCF UTRAP H
00	00CB	00061	JCF	00235	CP13	USCF UTRAP H
00	00CC	00062	JCF	00235	CP13	USCF UTRAP H
00	00CD	00063	JCF	00235	CP13	USCF UTRAP H
00	00CE	00064	JCF	00235	CP13	USCF UTRAP H
00	00CF	00065	JCF	00235	CP13	USCF UTRAP H
00	00D0	00066	JCF	00235	CP13	USCF UTRAP H
00	00D1	00067	JCF	00235	CP13	USCF UTRAP H
00	00D2	00068	JCF	00235	CP13	USCF UTRAP H
00	00D3	00069	JCF	00235	CP13	USCF UTRAP H
00	00D4	00070	JCF	00235	CP13	USCF UTRAP H
00	00D5	00071	JCF	00235	CP13	USCF UTRAP H
00	00D6	00072	JCF	00235	CP13	USCF UTRAP H
00	00D7	00073	JCF	00235	CP13	USCF UTRAP H
00	00D8	00074	JCF	00235	CP13	USCF UTRAP H
00	00D9	00075	JCF	00235	CP13	USCF UTRAP H
00	00DA	00076	JCF	00235	CP13	USCF UTRAP H

V BUS DIRECTORY

CHAN	RIT (HEX)	RIT (DECIMAL)	END	HOP FILE	T.A.	SIGNAL NAME
HL	0000	0000	CE-E	00250	CPTX	PCSC PAR 234 (051043) H
HL	0001	0001	CE-E	00251	CPTX	PCSC PAR 234 (051043) H
HL	0002	0002	CE-E	00252	CPTX	PCSC PAR 234 (051043) H
HL	0003	0003	CE-E	00253	CPTX	SNLP PAR 234 TRAP L
HL	0004	0004	CE-E	00254	CPTX	TBMH P001 JTRAP L
HL	0005	0005	CE-E	00255	CPTX	CFHF T00 51415 H
HL	0006	0006	CE-E	00256	CPTX	CEHF DEAD PL00 H
HL	0007	0007	CE-E	00257	CPTX	CEHF LOAD 51412 H
HL	0008	0008	CE-E	00258	CPTX	CFHF CLP UM000 (1) H
HL	0009	0009	CE-E	00259	CPTX	[CLS EN TO X0000 L
HL	0010	0010	CE-E	00260	CPTX	OPPH 0MX15 L
HL	0011	0011	CE-E	00261	CPTX	OPPH 0MX15 L
HL	0012	0012	CE-E	00262	CPTX	OPPH 0MX15 L
HL	0013	0013	CE-E	00263	CPTX	OPPH 0MX15 L
HL	0014	0014	CE-E	00264	CPTX	OPPH 0MX15 L
HL	0015	0015	CE-E	00265	CPTX	OPPH 0MX15 L
HL	0016	0016	CE-E	00266	CPTX	OPPH 0MX15 L
HL	0017	0017	CE-E	00267	CPTX	OPPH 0MX15 L
HL	0018	0018	CE-E	00268	CPTX	OPPH 0MX15 L
HL	0019	0019	CE-E	00269	CPTX	OPPH 0MX15 L
HL	0020	0020	CE-E	00270	CPTX	OPPH 0MX15 L
HL	0021	0021	CE-E	00271	CPTX	OPPH 0MX15 L
HL	0022	0022	CE-E	00272	CPTX	OPPH 0MX15 L
HL	0023	0023	CE-E	00273	CPTX	OPPH 0MX15 L
HL	0024	0024	CE-E	00274	CPTX	OPPH 0MX15 L
HL	0025	0025	CE-E	00275	CPTX	OPPH 0MX15 L
HL	0026	0026	CE-E	00276	CPTX	OPPH 0MX15 L
HL	0027	0027	CE-E	00277	CPTX	OPPH 0MX15 L
HL	0028	0028	CE-E	00278	CPTX	OPPH 0MX15 L
HL	0029	0029	CE-E	00279	CPTX	OPPH 0MX15 L
HL	0030	0030	CE-E	00280	CPTX	OPPH 0MX15 L
HL	0031	0031	CE-E	00281	CPTX	OPPH 0MX15 L
HL	0032	0032	CE-E	00282	CPTX	OPPH 0MX15 L
HL	0033	0033	CE-E	00283	CPTX	OPPH 0MX15 L
HL	0034	0034	CE-E	00284	CPTX	OPPH 0MX15 L
HL	0035	0035	CE-E	00285	CPTX	OPPH 0MX15 L
HL	0036	0036	CE-E	00286	CPTX	OPPH 0MX15 L
HL	0037	0037	CE-E	00287	CPTX	OPPH 0MX15 L
HL	0038	0038	CE-E	00288	CPTX	OPPH 0MX15 L
HL	0039	0039	CE-E	00289	CPTX	OPPH 0MX15 L
HL	0040	0040	CE-E	00290	CPTX	OPPH 0MX15 L
HL	0041	0041	CE-E	00291	CPTX	OPPH 0MX15 L
HL	0042	0042	CE-E	00292	CPTX	OPPH 0MX15 L
HL	0043	0043	CE-E	00293	CPTX	OPPH 0MX15 L
HL	0044	0044	CE-E	00294	CPTX	OPPH 0MX15 L
HL	0045	0045	CE-E	00295	CPTX	OPPH 0MX15 L
HL	0046	0046	CE-E	00296	CPTX	OPPH 0MX15 L
HL	0047	0047	CE-E	00297	CPTX	OPPH 0MX15 L
HL	0048	0048	CE-E	00298	CPTX	OPPH 0MX15 L
HL	0049	0049	CE-E	00299	CPTX	OPPH 0MX15 L
HL	0050	0050	CE-E	00300	CPTX	OPPH 0MX15 L
HL	0051	0051	CE-E	00301	CPTX	OPPH 0MX15 L
HL	0052	0052	CE-E	00302	CPTX	OPPH 0MX15 L
HL	0053	0053	CE-E	00303	CPTX	OPPH 0MX15 L
HL	0054	0054	CE-E	00304	CPTX	OPPH 0MX15 L
HL	0055	0055	CE-E	00305	CPTX	OPPH 0MX15 L
HL	0056	0056	CE-E	00306	CPTX	OPPH 0MX15 L
HL	0057	0057	CE-E	00307	CPTX	OPPH 0MX15 L
HL	0058	0058	CE-E	00308	CPTX	OPPH 0MX15 L
HL	0059	0059	CE-E	00309	CPTX	OPPH 0MX15 L
HL	0060	0060	CE-E	00310	CPTX	OPPH 0MX15 L
HL	0061	0061	CE-E	00311	CPTX	OPPH 0MX15 L
HL	0062	0062	CE-E	00312	CPTX	OPPH 0MX15 L
HL	0063	0063	CE-E	00313	CPTX	OPPH 0MX15 L
HL	0064	0064	CE-E	00314	CPTX	OPPH 0MX15 L
HL	0065	0065	CE-E	00315	CPTX	OPPH 0MX15 L
HL	0066	0066	CE-E	00316	CPTX	OPPH 0MX15 L
HL	0067	0067	CE-E	00317	CPTX	OPPH 0MX15 L
HL	0068	0068	CE-E	00318	CPTX	OPPH 0MX15 L
HL	0069	0069	CE-E	00319	CPTX	OPPH 0MX15 L
HL	0070	0070	CE-E	00320	CPTX	OPPH 0MX15 L
HL	0071	0071	CE-E	00321	CPTX	OPPH 0MX15 L
HL	0072	0072	CE-E	00322	CPTX	OPPH 0MX15 L
HL	0073	0073	CE-E	00323	CPTX	OPPH 0MX15 L
HL	0074	0074	CE-E	00324	CPTX	OPPH 0MX15 L
HL	0075	0075	CE-E	00325	CPTX	OPPH 0MX15 L
HL	0076	0076	CE-E	00326	CPTX	OPPH 0MX15 L
HL	0077	0077	CE-E	00327	CPTX	OPPH 0MX15 L
HL	0078	0078	CE-E	00328	CPTX	OPPH 0MX15 L
HL	0079	0079	CE-E	00329	CPTX	OPPH 0MX15 L
HL	0080	0080	CE-E	00330	CPTX	OPPH 0MX15 L
HL	0081	0081	CE-E	00331	CPTX	OPPH 0MX15 L
HL	0082	0082	CE-E	00332	CPTX	OPPH 0MX15 L
HL	0083	0083	CE-E	00333	CPTX	OPPH 0MX15 L
HL	0084	0084	CE-E	00334	CPTX	OPPH 0MX15 L
HL	0085	0085	CE-E	00335	CPTX	OPPH 0MX15 L
HL	0086	0086	CE-E	00336	CPTX	OPPH 0MX15 L
HL	0087	0087	CE-E	00337	CPTX	OPPH 0MX15 L
HL	0088	0088	CE-E	00338	CPTX	OPPH 0MX15 L
HL	0089	0089	CE-E	00339	CPTX	OPPH 0MX15 L
HL	0090	0090	CE-E	00340	CPTX	OPPH 0MX15 L
HL	0091	0091	CE-E	00341	CPTX	OPPH 0MX15 L
HL	0092	0092	CE-E	00342	CPTX	OPPH 0MX15 L
HL	0093	0093	CE-E	00343	CPTX	OPPH 0MX15 L
HL	0094	0094	CE-E	00344	CPTX	OPPH 0MX15 L
HL	0095	0095	CE-E	00345	CPTX	OPPH 0MX15 L
HL	0096	0096	CE-E	00346	CPTX	OPPH 0MX15 L
HL	0097	0097	CE-E	00347	CPTX	OPPH 0MX15 L
HL	0098	0098	CE-E	00348	CPTX	OPPH 0MX15 L
HL	0099	0099	CE-E	00349	CPTX	OPPH 0MX15 L
HL	0100	0100	CE-E	00350	CPTX	OPPH 0MX15 L

V BUS DIRECTORY

CHAN	BIT (MAX)	KEY (TOTAL)	b-c	MODULE	T, R,	SIGNAL NAME
00	0000	00000	0-FA	00000	CPTX	IRCF CP00 H
02	0001	00001	0-FA	00000	CPTX	IRCF CP01 H
04	0002	00002	0-FA	00000	CPTX	IRCF CP02 H
06	0003	00003	0-FA	00000	CPTX	IRCF CP03 H
08	0004	00004	0-FA	00000	CPTX	IRCF CP04 H
10	0005	00005	0-FA	00000	CPTX	IRCF CP05 H
12	0006	00006	0-FA	00000	CPTX	IRCF CP06 H
14	0007	00007	0-FA	00000	CPTX	IRCF CP07 H
16	0008	00008	0-FA	00000	CPTX	GENU MEMREF 0-FA H
18	0009	00009	0-FA	00000	CPTX	GENU MEMREF 0-FA H
20	0010	00010	0-FA	00000	CPTX	RESERVED
22	0011	00011	0-FA	00000	CPTX	RESERVED
24	0012	00012	0-FA	00000	CPTX	RESERVED
26	0013	00013	0-FA	00000	CPTX	IRCF BYTE CONT H
28	0014	00014	0-FA	00000	CPTX	IRCF WORD CONT H
30	0015	00015	0-FA	00000	CPTX	IRCF LP00 CONT H
32	0016	00016	0-FA	00000	CPTX	IRCF PC ACT H
34	0017	00017	0-FA	00000	CPTX	RESERVED
36	0018	00018	0-FA	00000	CPTX	RESERVED
38	0019	00019	0-FA	00000	CPTX	IRCF SRI COND H
40	0020	00020	0-FA	00000	CPTX	IRCF SRI COND H
42	0021	00021	0-FA	00000	CPTX	IRCF SRI COND H
44	0022	00022	0-FA	00000	CPTX	IRCF SRI COND H
46	0023	00023	0-FA	00000	CPTX	IRCF SRI COND H
48	0024	00024	0-FA	00000	CPTX	IRCF SRI COND H
50	0025	00025	0-FA	00000	CPTX	IRCF SRI COND H
52	0026	00026	0-FA	00000	CPTX	IRCF SRI COND H
54	0027	00027	0-FA	00000	CPTX	IRCF SRI COND H
56	0028	00028	0-FA	00000	CPTX	IRCF SRI COND H
58	0029	00029	0-FA	00000	CPTX	IRCF SRI COND H
60	0030	00030	0-FA	00000	CPTX	IRCF SRI COND H
62	0031	00031	0-FA	00000	CPTX	IRCF SRI COND H
64	0032	00032	0-FA	00000	CPTX	IRCF SRI COND H
66	0033	00033	0-FA	00000	CPTX	IRCF SRI COND H
68	0034	00034	0-FA	00000	CPTX	IRCF SRI COND H
70	0035	00035	0-FA	00000	CPTX	IRCF SRI COND H
72	0036	00036	0-FA	00000	CPTX	IRCF SRI COND H
74	0037	00037	0-FA	00000	CPTX	IRCF SRI COND H
76	0038	00038	0-FA	00000	CPTX	IRCF SRI COND H
78	0039	00039	0-FA	00000	CPTX	IRCF SRI COND H
80	0040	00040	0-FA	00000	CPTX	IRCF SRI COND H
82	0041	00041	0-FA	00000	CPTX	IRCF SRI COND H
84	0042	00042	0-FA	00000	CPTX	IRCF SRI COND H
86	0043	00043	0-FA	00000	CPTX	IRCF SRI COND H
88	0044	00044	0-FA	00000	CPTX	IRCF SRI COND H
90	0045	00045	0-FA	00000	CPTX	IRCF SRI COND H
92	0046	00046	0-FA	00000	CPTX	IRCF SRI COND H
94	0047	00047	0-FA	00000	CPTX	IRCF SRI COND H
96	0048	00048	0-FA	00000	CPTX	IRCF SRI COND H
98	0049	00049	0-FA	00000	CPTX	IRCF SRI COND H
100	0050	00050	0-FA	00000	CPTX	IRCF SRI COND H
102	0051	00051	0-FA	00000	CPTX	IRCF SRI COND H
104	0052	00052	0-FA	00000	CPTX	IRCF SRI COND H
106	0053	00053	0-FA	00000	CPTX	IRCF SRI COND H
108	0054	00054	0-FA	00000	CPTX	IRCF SRI COND H
110	0055	00055	0-FA	00000	CPTX	IRCF SRI COND H
112	0056	00056	0-FA	00000	CPTX	IRCF SRI COND H
114	0057	00057	0-FA	00000	CPTX	IRCF SRI COND H
116	0058	00058	0-FA	00000	CPTX	IRCF SRI COND H
118	0059	00059	0-FA	00000	CPTX	IRCF SRI COND H
120	0060	00060	0-FA	00000	CPTX	IRCF SRI COND H
122	0061	00061	0-FA	00000	CPTX	IRCF SRI COND H
124	0062	00062	0-FA	00000	CPTX	IRCF SRI COND H
126	0063	00063	0-FA	00000	CPTX	IRCF SRI COND H
128	0064	00064	0-FA	00000	CPTX	IRCF SRI COND H
130	0065	00065	0-FA	00000	CPTX	IRCF SRI COND H
132	0066	00066	0-FA	00000	CPTX	IRCF SRI COND H
134	0067	00067	0-FA	00000	CPTX	IRCF SRI COND H
136	0068	00068	0-FA	00000	CPTX	IRCF SRI COND H
138	0069	00069	0-FA	00000	CPTX	IRCF SRI COND H
140	0070	00070	0-FA	00000	CPTX	IRCF SRI COND H
142	0071	00071	0-FA	00000	CPTX	IRCF SRI COND H
144	0072	00072	0-FA	00000	CPTX	IRCF SRI COND H
146	0073	00073	0-FA	00000	CPTX	IRCF SRI COND H
148	0074	00074	0-FA	00000	CPTX	IRCF SRI COND H
150	0075	00075	0-FA	00000	CPTX	IRCF SRI COND H
152	0076	00076	0-FA	00000	CPTX	IRCF SRI COND H
154	0077	00077	0-FA	00000	CPTX	IRCF SRI COND H
156	0078	00078	0-FA	00000	CPTX	IRCF SRI COND H
158	0079	00079	0-FA	00000	CPTX	IRCF SRI COND H
160	0080	00080	0-FA	00000	CPTX	IRCF SRI COND H
162	0081	00081	0-FA	00000	CPTX	IRCF SRI COND H
164	0082	00082	0-FA	00000	CPTX	IRCF SRI COND H
166	0083	00083	0-FA	00000	CPTX	IRCF SRI COND H
168	0084	00084	0-FA	00000	CPTX	IRCF SRI COND H
170	0085	00085	0-FA	00000	CPTX	IRCF SRI COND H
172	0086	00086	0-FA	00000	CPTX	IRCF SRI COND H
174	0087	00087	0-FA	00000	CPTX	IRCF SRI COND H
176	0088	00088	0-FA	00000	CPTX	IRCF SRI COND H
178	0089	00089	0-FA	00000	CPTX	IRCF SRI COND H
180	0090	00090	0-FA	00000	CPTX	IRCF SRI COND H
182	0091	00091	0-FA	00000	CPTX	IRCF SRI COND H
184	0092	00092	0-FA	00000	CPTX	IRCF SRI COND H
186	0093	00093	0-FA	00000	CPTX	IRCF SRI COND H
188	0094	00094	0-FA	00000	CPTX	IRCF SRI COND H
190	0095	00095	0-FA	00000	CPTX	IRCF SRI COND H
192	0096	00096	0-FA	00000	CPTX	IRCF SRI COND H
194	0097	00097	0-FA	00000	CPTX	IRCF SRI COND H
196	0098	00098	0-FA	00000	CPTX	IRCF SRI COND H
198	0099	00099	0-FA	00000	CPTX	IRCF SRI COND H
200	0100	00100	0-FA	00000	CPTX	IRCF SRI COND H

V BUS DIRECTORY

Chan	BIT CHEN:	BIT IDCTALS	Dir	MODULE	F.O.	DEVICE NAME
02	0272	00000	0000	00222	CPTX	1000 0 TO 00 L
03	0271	00001	0000	00222	CPTX	1000 000 10 00 L
04	0222	00000	0000	00222	CPTX	1000 00 10 00 00000 0
05	0273	00000	0000	00222	CPTM	1000 CPTM L
06	0273	00001	0000	00222	CPTX	1000 000 0 00 L
07	0225	00000	0000	00222	CPTX	1000 000 1 00 L
08	0274	00000	0000	00222	CPTX	1000 00 000 0 00000 0
09	0272	00001	0000	00222	CPTX	1000 00 000 1 00000 0
10	0273	00000	0000	00222	CPTX	1000 00000 0000 00000 0
11	0274	00000	0000	00222	CPTX	1000 0000 0000 0000 0
12	0274	00001	0000	00222	CPTX	1000 00 000 000 0
13	0274	00000	0000	00222	CPTX	1000 00 000 000 0
14	0274	00001	0000	00222	CPTX	1000 00 000 000 0
15	0274	00000	0000	00222	CPTX	1000 00 000 000 0
16	0274	00001	0000	00222	CPTX	1000 00 000 000 0
17	0274	00000	0000	00222	CPTX	1000 00 000 000 0
18	0274	00001	0000	00222	CPTX	1000 00 000 000 0
19	0274	00000	0000	00222	CPTX	1000 00 000 000 0
20	0274	00001	0000	00222	CPTX	1000 00 000 000 0
21	0274	00000	0000	00222	CPTX	1000 00 000 000 0
22	0274	00001	0000	00222	CPTX	1000 00 000 000 0
23	0274	00000	0000	00222	CPTX	1000 00 000 000 0
24	0274	00001	0000	00222	CPTX	1000 00 000 000 0
25	0274	00000	0000	00222	CPTX	1000 00 000 000 0
26	0274	00001	0000	00222	CPTX	1000 00 000 000 0
27	0274	00000	0000	00222	CPTX	1000 00 000 000 0
28	0274	00001	0000	00222	CPTX	1000 00 000 000 0
29	0274	00000	0000	00222	CPTX	1000 00 000 000 0
30	0274	00001	0000	00222	CPTX	1000 00 000 000 0
31	0274	00000	0000	00222	CPTX	1000 00 000 000 0
32	0274	00001	0000	00222	CPTX	1000 00 000 000 0
33	0274	00000	0000	00222	CPTX	1000 00 000 000 0
34	0274	00001	0000	00222	CPTX	1000 00 000 000 0
35	0274	00000	0000	00222	CPTX	1000 00 000 000 0
36	0274	00001	0000	00222	CPTX	1000 00 000 000 0
37	0274	00000	0000	00222	CPTX	1000 00 000 000 0
38	0274	00001	0000	00222	CPTX	1000 00 000 000 0
39	0274	00000	0000	00222	CPTX	1000 00 000 000 0
40	0274	00001	0000	00222	CPTX	1000 00 000 000 0
41	0274	00000	0000	00222	CPTX	1000 00 000 000 0
42	0274	00001	0000	00222	CPTX	1000 00 000 000 0
43	0274	00000	0000	00222	CPTX	1000 00 000 000 0
44	0274	00001	0000	00222	CPTX	1000 00 000 000 0
45	0274	00000	0000	00222	CPTX	1000 00 000 000 0
46	0274	00001	0000	00222	CPTX	1000 00 000 000 0
47	0274	00000	0000	00222	CPTX	1000 00 000 000 0
48	0274	00001	0000	00222	CPTX	1000 00 000 000 0
49	0274	00000	0000	00222	CPTX	1000 00 000 000 0
50	0274	00001	0000	00222	CPTX	1000 00 000 000 0
51	0274	00000	0000	00222	CPTX	1000 00 000 000 0
52	0274	00001	0000	00222	CPTX	1000 00 000 000 0
53	0274	00000	0000	00222	CPTX	1000 00 000 000 0
54	0274	00001	0000	00222	CPTX	1000 00 000 000 0
55	0274	00000	0000	00222	CPTX	1000 00 000 000 0

V BUS DIRECTORY

CHAN	EST LINE	EST LOC/FL	CHC	ADDRESS	T. S.	SYMBOL NAME
01	8033	88865	20PH	88274	20PH	1000 3AVP H
02	8034	88866	10PH	88224	20PH	100A 350 H
03	8035	88867	10PH	88224	20PH	100A 350 H
04	8036	88868	10PH	88224	20PH	100A 350 H
05	8037	88869	10PH	88224	20PH	100A 350 H
06	8038	88870	10PH	88224	20PH	100A 350 H
07	8039	88871	10PH	88224	20PH	100A 350 H
08	8040	88872	10PH	88224	20PH	100A 350 H
09	8041	88873	10PH	88224	20PH	100A 350 H
10	8042	88874	10PH	88224	20PH	100A 350 H
11	8043	88875	10PH	88224	20PH	100A 350 H
12	8044	88876	10PH	88224	20PH	100A 350 H
13	8045	88877	10PH	88224	20PH	100A 350 H
14	8046	88878	10PH	88224	20PH	100A 350 H
15	8047	88879	10PH	88224	20PH	100A 350 H
16	8048	88880	10PH	88224	20PH	100A 350 H
17	8049	88881	10PH	88224	20PH	100A 350 H
18	8050	88882	10PH	88224	20PH	100A 350 H
19	8051	88883	10PH	88224	20PH	100A 350 H
20	8052	88884	10PH	88224	20PH	100A 350 H
21	8053	88885	10PH	88224	20PH	100A 350 H
22	8054	88886	10PH	88224	20PH	100A 350 H
23	8055	88887	10PH	88224	20PH	100A 350 H
24	8056	88888	10PH	88224	20PH	100A 350 H
25	8057	88889	10PH	88224	20PH	100A 350 H
26	8058	88890	10PH	88224	20PH	100A 350 H
27	8059	88891	10PH	88224	20PH	100A 350 H
28	8060	88892	10PH	88224	20PH	100A 350 H
29	8061	88893	10PH	88224	20PH	100A 350 H
30	8062	88894	10PH	88224	20PH	100A 350 H
31	8063	88895	10PH	88224	20PH	100A 350 H
32	8064	88896	10PH	88224	20PH	100A 350 H
33	8065	88897	10PH	88224	20PH	100A 350 H
34	8066	88898	10PH	88224	20PH	100A 350 H
35	8067	88899	10PH	88224	20PH	100A 350 H
36	8068	88900	10PH	88224	20PH	100A 350 H
37	8069	88901	10PH	88224	20PH	100A 350 H
38	8070	88902	10PH	88224	20PH	100A 350 H
39	8071	88903	10PH	88224	20PH	100A 350 H
40	8072	88904	10PH	88224	20PH	100A 350 H
41	8073	88905	10PH	88224	20PH	100A 350 H
42	8074	88906	10PH	88224	20PH	100A 350 H
43	8075	88907	10PH	88224	20PH	100A 350 H
44	8076	88908	10PH	88224	20PH	100A 350 H
45	8077	88909	10PH	88224	20PH	100A 350 H
46	8078	88910	10PH	88224	20PH	100A 350 H
47	8079	88911	10PH	88224	20PH	100A 350 H
48	8080	88912	10PH	88224	20PH	100A 350 H
49	8081	88913	10PH	88224	20PH	100A 350 H
50	8082	88914	10PH	88224	20PH	100A 350 H
51	8083	88915	10PH	88224	20PH	100A 350 H
52	8084	88916	10PH	88224	20PH	100A 350 H
53	8085	88917	10PH	88224	20PH	100A 350 H
54	8086	88918	10PH	88224	20PH	100A 350 H
55	8087	88919	10PH	88224	20PH	100A 350 H
56	8088	88920	10PH	88224	20PH	100A 350 H
57	8089	88921	10PH	88224	20PH	100A 350 H
58	8090	88922	10PH	88224	20PH	100A 350 H
59	8091	88923	10PH	88224	20PH	100A 350 H
60	8092	88924	10PH	88224	20PH	100A 350 H
61	8093	88925	10PH	88224	20PH	100A 350 H
62	8094	88926	10PH	88224	20PH	100A 350 H
63	8095	88927	10PH	88224	20PH	100A 350 H
64	8096	88928	10PH	88224	20PH	100A 350 H
65	8097	88929	10PH	88224	20PH	100A 350 H
66	8098	88930	10PH	88224	20PH	100A 350 H
67	8099	88931	10PH	88224	20PH	100A 350 H
68	8100	88932	10PH	88224	20PH	100A 350 H
69	8101	88933	10PH	88224	20PH	100A 350 H
70	8102	88934	10PH	88224	20PH	100A 350 H
71	8103	88935	10PH	88224	20PH	100A 350 H
72	8104	88936	10PH	88224	20PH	100A 350 H
73	8105	88937	10PH	88224	20PH	100A 350 H
74	8106	88938	10PH	88224	20PH	100A 350 H
75	8107	88939	10PH	88224	20PH	100A 350 H
76	8108	88940	10PH	88224	20PH	100A 350 H
77	8109	88941	10PH	88224	20PH	100A 350 H
78	8110	88942	10PH	88224	20PH	100A 350 H
79	8111	88943	10PH	88224	20PH	100A 350 H
80	8112	88944	10PH	88224	20PH	100A 350 H
81	8113	88945	10PH	88224	20PH	100A 350 H
82	8114	88946	10PH	88224	20PH	100A 350 H
83	8115	88947	10PH	88224	20PH	100A 350 H
84	8116	88948	10PH	88224	20PH	100A 350 H
85	8117	88949	10PH	88224	20PH	100A 350 H
86	8118	88950	10PH	88224	20PH	100A 350 H
87	8119	88951	10PH	88224	20PH	100A 350 H
88	8120	88952	10PH	88224	20PH	100A 350 H
89	8121	88953	10PH	88224	20PH	100A 350 H
90	8122	88954	10PH	88224	20PH	100A 350 H
91	8123	88955	10PH	88224	20PH	100A 350 H
92	8124	88956	10PH	88224	20PH	100A 350 H
93	8125	88957	10PH	88224	20PH	100A 350 H
94	8126	88958	10PH	88224	20PH	100A 350 H
95	8127	88959	10PH	88224	20PH	100A 350 H
96	8128	88960	10PH	88224	20PH	100A 350 H
97	8129	88961	10PH	88224	20PH	100A 350 H
98	8130	88962	10PH	88224	20PH	100A 350 H
99	8131	88963	10PH	88224	20PH	100A 350 H
100	8132	88964	10PH	88224	20PH	100A 350 H

V BUS DIRECTORY

CHAN	BIT (KHZ)	BIT (COSTALS)	CHG	MODULE	1..2.	REGVAL NAME
00	0030	00070	0000	40220	CP1	0000 PA LATCH 21 H
00	0030	00071	0000	40220	CP1	0000 PA LATCH 22 H
00	0030	00072	0000	40220	CP1	0000 PA LATCH 23 H
00	0030	00073	0000	40220	CP1	0000 PA LATCH 24 H
00	0030	00074	0000	40220	CP1	0000 PA LATCH 25 H
00	0030	00075	0000	40220	CP1	0000 PA LATCH 26 H
00	0030	00076	0000	40220	CP1	0000 PA LATCH 27 H
00	0030	00077	0000	40220	CP1	0000 PA LATCH 28 H
00	0030	00100	0000	40220	CP1	RESERVED
00	0030	00101	0000	40220	CP1	RESERVED
00	0030	00102	0000	40220	CP1	RESERVED
00	0030	00103	0000	40220	CP1	0000 CP1 H
00	0030	00104	0000	40220	CP1	RESERVED
00	0030	00105	0000	40220	CP1	RESERVED
00	0030	00106	0000	40220	CP1	0000 CP1 H
00	0030	00107	0000	40220	CP1	0000 CP1 H
00	0030	00110	0000	40220	CP1	TRND LN COM DATA L
00	0030	00111	0000	40220	CP1	0000 01 01 PAR ODD H
00	0030	00112	0000	40220	CP1	0000 01 02 PAR EVEN H
00	0030	00113	0000	40220	CP1	0000 01 02 PAR ODD H
00	0030	00114	0000	40220	CP1	0000 01 02 PAR EVEN H
00	0030	00115	0000	40220	CP1	0000 01 01 PAR ODD H
00	0030	00116	0000	40220	CP1	0000 01 01 PAR EVEN H
00	0030	00117	0000	40220	CP1	0000 01 02 PAR ODD H
00	0030	00118	0000	40220	CP1	0000 01 02 PAR EVEN H
00	0030	00119	0000	40220	CP1	0000 01 01 PAR ODD H
00	0030	00120	0000	40220	CP1	0000 01 01 PAR EVEN H
00	0030	00121	0000	40220	CP1	0000 01 02 PAR ODD H
00	0030	00122	0000	40220	CP1	0000 01 02 PAR EVEN H
00	0030	00123	0000	40220	CP1	0000 01 01 PAR ODD H
00	0030	00124	0000	40220	CP1	0000 01 01 PAR EVEN H
00	0030	00125	0000	40220	CP1	0000 01 02 PAR ODD H
00	0030	00126	0000	40220	CP1	0000 01 02 PAR EVEN H
00	0030	00127	0000	40220	CP1	0000 01 01 PAR ODD H
00	0030	00128	0000	40220	CP1	0000 01 01 PAR EVEN H
00	0030	00129	0000	40220	CP1	0000 01 02 PAR ODD H
00	0030	00130	0000	40220	CP1	0000 01 02 PAR EVEN H
00	0030	00131	0000	40220	CP1	RESERVED
00	0030	00132	0000	40220	CP1	RESERVED
00	0030	00133	0000	40220	CP1	0000 ADDP LATCH 11 H
00	0030	00134	0000	40220	CP1	0000 ADDP LATCH 12 H
00	0030	00135	0000	40220	CP1	0000 ADDP LATCH 13 H
00	0030	00136	0000	40220	CP1	0000 ADDP LATCH 14 H
00	0030	00137	0000	40220	CP1	0000 ADDP LATCH 15 H
00	0030	00138	0000	40220	CP1	0000 ADDP LATCH 16 H
00	0030	00139	0000	40220	CP1	0000 ADDP LATCH 17 H
00	0030	00140	0000	40220	CP1	0000 ADDP LATCH 18 H
00	0030	00141	0000	40220	CP1	0000 ADDP LATCH 19 H
00	0030	00142	0000	40220	CP1	0000 ADDP LATCH 20 H
00	0030	00143	0000	40220	CP1	0000 ADDP LATCH 21 H
00	0030	00144	0000	40220	CP1	0000 ADDP LATCH 22 H
00	0030	00145	0000	40220	CP1	0000 ADDP LATCH 23 H
00	0030	00146	0000	40220	CP1	0000 ADDP LATCH 24 H
00	0030	00147	0000	40220	CP1	0000 ADDP LATCH 25 H
00	0030	00148	0000	40220	CP1	0000 ADDP LATCH 26 H
00	0030	00149	0000	40220	CP1	0000 ADDP LATCH 27 H
00	0030	00150	0000	40220	CP1	0000 ADDP LATCH 28 H
00	0030	00151	0000	40220	CP1	0000 ADDP LATCH 29 H
00	0030	00152	0000	40220	CP1	0000 ADDP LATCH 30 H
00	0030	00153	0000	40220	CP1	0000 ADDP LATCH 31 H
00	0030	00154	0000	40220	CP1	0000 ADDP LATCH 32 H
00	0030	00155	0000	40220	CP1	0000 ADDP LATCH 33 H
00	0030	00156	0000	40220	CP1	0000 ADDP LATCH 34 H
00	0030	00157	0000	40220	CP1	0000 ADDP LATCH 35 H

V BUS DIRECTORY

HEX	BIT (HEX)	SET (OCTAL)	DR0	MODULE	FLG	SIGNAL NAME
05	0000	00000	0000	0000	0000	0000
06	0001	00001	0001	0001	0001	0001
07	0002	00002	0002	0002	0002	0002
08	0003	00003	0003	0003	0003	0003
09	0004	00004	0004	0004	0004	0004
0A	0005	00005	0005	0005	0005	0005
0B	0006	00006	0006	0006	0006	0006
0C	0007	00007	0007	0007	0007	0007
0D	0008	00010	0010	0010	0010	0010
0E	0009	00011	0011	0011	0011	0011
0F	000A	00012	0012	0012	0012	0012
10	000B	00013	0013	0013	0013	0013
11	000C	00014	0014	0014	0014	0014
12	000D	00015	0015	0015	0015	0015
13	000E	00016	0016	0016	0016	0016
14	000F	00017	0017	0017	0017	0017
15	0010	00020	0020	0020	0020	0020
16	0011	00021	0021	0021	0021	0021
17	0012	00022	0022	0022	0022	0022
18	0013	00024	0024	0024	0024	0024
19	0014	00025	0025	0025	0025	0025
1A	0015	00026	0026	0026	0026	0026
1B	0016	00027	0027	0027	0027	0027
1C	0017	00030	0030	0030	0030	0030
1D	0018	00031	0031	0031	0031	0031
1E	0019	00032	0032	0032	0032	0032
1F	001A	00033	0033	0033	0033	0033
20	001B	00034	0034	0034	0034	0034
21	001C	00035	0035	0035	0035	0035
22	001D	00036	0036	0036	0036	0036
23	001E	00037	0037	0037	0037	0037
24	001F	00040	0040	0040	0040	0040
25	0020	00041	0041	0041	0041	0041
26	0021	00042	0042	0042	0042	0042
27	0022	00043	0043	0043	0043	0043
28	0023	00044	0044	0044	0044	0044
29	0024	00045	0045	0045	0045	0045
2A	0025	00046	0046	0046	0046	0046
2B	0026	00047	0047	0047	0047	0047
2C	0027	00050	0050	0050	0050	0050
2D	0028	00051	0051	0051	0051	0051
2E	0029	00052	0052	0052	0052	0052
2F	002A	00053	0053	0053	0053	0053
30	002B	00054	0054	0054	0054	0054
31	002C	00055	0055	0055	0055	0055
32	002D	00056	0056	0056	0056	0056
33	002E	00057	0057	0057	0057	0057
34	002F	00060	0060	0060	0060	0060
35	0030	00061	0061	0061	0061	0061
36	0031	00062	0062	0062	0062	0062
37	0032	00063	0063	0063	0063	0063
38	0033	00064	0064	0064	0064	0064
39	0034	00065	0065	0065	0065	0065

V BUS DIRECTORY

CHN	NET (-ERR)	BIT (DEFAULT)	DRM	ADDRESS	FUN.	STANDARD NAME
05	0035	01265	00H1	40210	CPTS	0000 WRITE DATA 01
05	0036	01266	00H2	40210	CPTS	0000 WRITE DATA 02
05	0037	01267	00H3	40210	CPTS	0000 WRITE DATA 03
05	0038	01268	00H4	40210	CPTS	0000 WRITE DATA 04
05	0039	01269	00H5	40210	CPTS	0000 WRITE DATA 05
05	0040	01270	00H6	40210	CPTS	0000 WRITE DATA 06
05	0041	01271	00H7	40210	CPTS	0000 WRITE DATA 07
05	0042	01272	00H8	40210	CPTS	0000 WRITE DATA 08
05	0043	01273	00H9	40210	CPTS	0000 WRITE DATA 09
05	0044	01274	00H0	40210	CPTS	0000 WRITE DATA 10
05	0045	01275	00H1	40210	CPTS	0000 WRITE DATA 11
05	0046	01276	00H2	40210	CPTS	0000 WRITE DATA 12
05	0047	01277	00H3	40210	CPTS	0000 WRITE DATA 13
05	0048	01278	00H4	40210	CPTS	0000 WRITE DATA 14
05	0049	01279	00H5	40210	CPTS	0000 WRITE DATA 15
05	0050	01280	00H6	40210	CPTS	0000 WRITE DATA 16
05	0051	01281	00H7	40210	CPTS	0000 WRITE DATA 17
05	0052	01282	00H8	40210	CPTS	0000 WRITE DATA 18
05	0053	01283	00H9	40210	CPTS	0000 WRITE DATA 19
05	0054	01284	00H0	40210	CPTS	0000 WRITE DATA 20
05	0055	01285	00H1	40210	CPTS	0000 WRITE DATA 21
05	0056	01286	00H2	40210	CPTS	0000 WRITE DATA 22
05	0057	01287	00H3	40210	CPTS	0000 WRITE DATA 23
05	0058	01288	00H4	40210	CPTS	0000 WRITE DATA 24
05	0059	01289	00H5	40210	CPTS	0000 WRITE DATA 25
05	0060	01290	00H6	40210	CPTS	0000 WRITE DATA 26
05	0061	01291	00H7	40210	CPTS	0000 WRITE DATA 27
05	0062	01292	00H8	40210	CPTS	0000 WRITE DATA 28
05	0063	01293	00H9	40210	CPTS	0000 WRITE DATA 29
05	0064	01294	00H0	40210	CPTS	0000 WRITE DATA 30
05	0065	01295	00H1	40210	CPTS	0000 WRITE DATA 31
05	0066	01296	00H2	40210	CPTS	0000 WRITE DATA 32
05	0067	01297	00H3	40210	CPTS	0000 WRITE DATA 33
05	0068	01298	00H4	40210	CPTS	0000 WRITE DATA 34
05	0069	01299	00H5	40210	CPTS	0000 WRITE DATA 35
05	0070	01300	00H6	40210	CPTS	0000 WRITE DATA 36
05	0071	01301	00H7	40210	CPTS	0000 WRITE DATA 37
05	0072	01302	00H8	40210	CPTS	0000 WRITE DATA 38
05	0073	01303	00H9	40210	CPTS	0000 WRITE DATA 39
05	0074	01304	00H0	40210	CPTS	0000 WRITE DATA 40
05	0075	01305	00H1	40210	CPTS	0000 WRITE DATA 41
05	0076	01306	00H2	40210	CPTS	0000 WRITE DATA 42
05	0077	01307	00H3	40210	CPTS	0000 WRITE DATA 43
05	0078	01308	00H4	40210	CPTS	0000 WRITE DATA 44
05	0079	01309	00H5	40210	CPTS	0000 WRITE DATA 45
05	0080	01310	00H6	40210	CPTS	0000 WRITE DATA 46
05	0081	01311	00H7	40210	CPTS	0000 WRITE DATA 47
05	0082	01312	00H8	40210	CPTS	0000 WRITE DATA 48
05	0083	01313	00H9	40210	CPTS	0000 WRITE DATA 49
05	0084	01314	00H0	40210	CPTS	0000 WRITE DATA 50
05	0085	01315	00H1	40210	CPTS	0000 WRITE DATA 51
05	0086	01316	00H2	40210	CPTS	0000 WRITE DATA 52
05	0087	01317	00H3	40210	CPTS	0000 WRITE DATA 53
05	0088	01318	00H4	40210	CPTS	0000 WRITE DATA 54
05	0089	01319	00H5	40210	CPTS	0000 WRITE DATA 55
05	0090	01320	00H6	40210	CPTS	0000 WRITE DATA 56
05	0091	01321	00H7	40210	CPTS	0000 WRITE DATA 57
05	0092	01322	00H8	40210	CPTS	0000 WRITE DATA 58
05	0093	01323	00H9	40210	CPTS	0000 WRITE DATA 59
05	0094	01324	00H0	40210	CPTS	0000 WRITE DATA 60
05	0095	01325	00H1	40210	CPTS	0000 WRITE DATA 61
05	0096	01326	00H2	40210	CPTS	0000 WRITE DATA 62
05	0097	01327	00H3	40210	CPTS	0000 WRITE DATA 63
05	0098	01328	00H4	40210	CPTS	0000 WRITE DATA 64
05	0099	01329	00H5	40210	CPTS	0000 WRITE DATA 65
05	0100	01330	00H6	40210	CPTS	0000 WRITE DATA 66
05	0101	01331	00H7	40210	CPTS	0000 WRITE DATA 67
05	0102	01332	00H8	40210	CPTS	0000 WRITE DATA 68
05	0103	01333	00H9	40210	CPTS	0000 WRITE DATA 69
05	0104	01334	00H0	40210	CPTS	0000 WRITE DATA 70
05	0105	01335	00H1	40210	CPTS	0000 WRITE DATA 71
05	0106	01336	00H2	40210	CPTS	0000 WRITE DATA 72
05	0107	01337	00H3	40210	CPTS	0000 WRITE DATA 73
05	0108	01338	00H4	40210	CPTS	0000 WRITE DATA 74
05	0109	01339	00H5	40210	CPTS	0000 WRITE DATA 75
05	0110	01340	00H6	40210	CPTS	0000 WRITE DATA 76
05	0111	01341	00H7	40210	CPTS	0000 WRITE DATA 77
05	0112	01342	00H8	40210	CPTS	0000 WRITE DATA 78
05	0113	01343	00H9	40210	CPTS	0000 WRITE DATA 79
05	0114	01344	00H0	40210	CPTS	0000 WRITE DATA 80
05	0115	01345	00H1	40210	CPTS	0000 WRITE DATA 81
05	0116	01346	00H2	40210	CPTS	0000 WRITE DATA 82
05	0117	01347	00H3	40210	CPTS	0000 WRITE DATA 83
05	0118	01348	00H4	40210	CPTS	0000 WRITE DATA 84
05	0119	01349	00H5	40210	CPTS	0000 WRITE DATA 85
05	0120	01350	00H6	40210	CPTS	0000 WRITE DATA 86
05	0121	01351	00H7	40210	CPTS	0000 WRITE DATA 87
05	0122	01352	00H8	40210	CPTS	0000 WRITE DATA 88
05	0123	01353	00H9	40210	CPTS	0000 WRITE DATA 89
05	0124	01354	00H0	40210	CPTS	0000 WRITE DATA 90
05	0125	01355	00H1	40210	CPTS	0000 WRITE DATA 91
05	0126	01356	00H2	40210	CPTS	0000 WRITE DATA 92
05	0127	01357	00H3	40210	CPTS	0000 WRITE DATA 93

EXPLANATION OF VERSION NUMBERS FOR CONSOLE BOOTING

VER PCB-01 MCS-03-10 PCLA-01 CGM 2X03-00

I. WHERE VERSION NUMBERS COME FROM

- A. PCB (i.e., 01 in example)
 1. Version stored in CTD field of location 111 in PCB
- B. MCS
 1. Primary version number (i.e., 03 in example)
 - a. Version stored in CID field of location 1111 in MCS
 2. Secondary version number (i.e., 10 in example)
 - a. Stored in CID field of location 1112 in MCS
- C. PCB RAM
The console puts the microcode on the microstack, searches ROP ROM, does a maintenance check, steps the microcode to the proper place, and then loads the ID address bits (that come from the console store ROM) from bits (1280) of the 16 C/B registers on CIB. The console software then stores the complement of these bits in temporary in 1100 memory.
- D. EPCL (03 in example)
The console initiated a maintenance return from location "RMC" which is an "RCP" located in the PCLA. The console stores the microcode to the location following "RMC" and loads the jump field over the V-BUS, the least significant six bits of the jump field are the version number of the EPCL.
- E. CGM (2X03-00 in example)
 1. Version of console software read from 1101 memory.

II. ERROR MESSAGES

- A. "Warning: not a PCLA version mismatch"
 1. Checks MCS primary version and PCB version are the same.
- B. "Fatal-MCS > PCB version mismatch"
 1. Check MCS secondary version and PCB version in the same. Bits (0-5) of the MCS secondary version are compared to bits (0-5) of the PCB version.

At any machine check, the error handling microcode attempts to logout the following information. Ordinarily, it appears on the stack as shown, but if a double error halt occurs, the operator can find the same information in the ID bus temporaries. This information is STAR-specific, of course, and does not apply to other members of the family.

Data	Memory loc'n	ID loc'n	Notes
Byte Count	(SP)	none	40(dec) * 2B(hex)
Summary Param	(SP)+4	T0 (30)	See below
CPU Error Status	(SP)+8	T1 (31)	See CES register format
Trapped UPC	(SP)+12	T2 (32)	Microcode error loc'n
VA/VIBK	(SP)+16	T3 (33)	Virtual address
D register	(SP)+20	T4 (34)	
TB ERR 0	(SP)+24	T5 (35)	See TBERR0 format
TB ERR 1	(SP)+28	T6 (36)	See TBERR1 format
Timeout Addr	(SP)+32	T7 (37)	Physical addr/4
Parity	(SP)+36	T8 (38)	See PARITY format
SBI Error	(SP)+40	T9 (39)	See SBI.ERR format
Pc	(SP)+44	none	
PSL	(SP)+48	none	

The summary parameter is a longword. Byte 1 is a flag, which is non-zero if a CP timeout or LP error confirmation interrupt was pending at the time the machine check occurred. The interrupt, if any, has been cleared. Byte zero identifies the type of machine check.

VAX-11/780 MICROCODE MACHINE CHECK ERROR LOGOUT

- 00 - CP Read Timeout or Error Confirmation Fault
- 01 - CP Translation Buffer Parity Error Fault
- 02 - CP Cache Parity Error Fault
- 03 - CP Read Data Substitute Fault
- 04 - IB Translation Buffer Parity Error Fault
- 05 - IB Read Data Substitute Fault
- 06 - IB Read Timeout or Error Confirmation Fault
- 07 - IB Cache Parity Error Fault
- 08 - Control Store Parity Error Abort
- 09 - CP Translation Buffer Parity Error Abort
- 10 - CP Cache Parity Error Abort
- 11 - CP Read Timeout or Error Confirmation Abort
- 12 - CP Read Data Substitute Abort
- 13 - Microcode 'not supposed to get here' abort

'13' above refers to memory reads generated by the instruction buffer in the process of prefetching the instruction stream. In these cases, the address stored at [SP]+16 is from V164. 'CP' refers to memory references explicitly requested by microcode and whose address comes from VA.

The CPU will halt if it finds an entry to the error handling microcode that "SFP" is set.

The information on the first error will be in ID[T0-T9] and U-STACK (trapped microaddresses). Unpredictable on CS Parity errors.

The information on the 2nd error will be in the associated error/status registers.

The CPU will be halted after leaving a double error halt code in ID[D.SV].

SUMMARY PARA.	T0
CES	T1
TRAPPED UPC	T2
VA/VIDA	T3
D-REG	T4
TBER0	T5
TBER1	T6
TIME.ADDR	T7
PARITY	T8
SBI, BRR	T9

**LOAD AND RUN STAND-ALONE MACRODIAGNOSTICS
(OFF-LINE)**

```

^P          ; Control P, to return control to the
          ; console program console I/O mode.
          ; Note that the 5 position key switch
          ; on the control panel should be set to
          ; LOCAL.
          ; the console program prompt symbol,
          ; >>>, is displayed.

>>><<CODE>   ; <CODE> is the five letter
          ; alphanumeric designation of
          ; the diagnostic program
          ; to be loaded via the
          ; indicated command file.

HALT       : HALT THE CPU ; These commands
          ; and responses are
          ; produced automatically
INIT      : (RTOTALTRX   ; down to (RKRPT)

          ABIT 88Q DONE
UNIAN     : AND CLEAR THE EBI

LD 576X.KME/200

          LOAD 80KR, 800000H BYTES LOADED
J         :
          LOAD 80KR, 800000H BYTES LOADED
START 1000

<RKRPT>
<RKRIT>

DIAGNOSTIC SUPERVISOR. 22-ESSBA-4.02.417 6-JUN-1970 00:39:21.31

DS>          ; At this point, any diagnostic
          ; supervisor command may be typed in,
          ; in order to modify program execution.

DS> RT       ; Stop the diagnostic program, default
          ; mode.

DS> RT/SWITCHES ; The SWITCHES are optional and refer
          ; to operatively selectable program
          ; sections or tests

.           ; The program starts, identifies
.           ; itself, and asks the operator for the
.           ; name(s) of the device to be tested
.           ; and for other parameters necessary to
.           ; program operation.

DS>          ; Control returns to the diagnostic
          ; supervisor at the completion of the
          ; diagnostic program. In order to load
          ; and run another diagnostic program,
          ; type Control P and repeat the above
          ; procedure.

```

NOTE
Operator input is unclassified.

LOAD AND RUN MACRODIAGNOSTICS UNDER VMS (ON-LINE)

```
I ; Return control to VMS.  
  
FORN ISSAL ; Load and run the diagnostic  
; supervisor.  
  
; The diagnostic supervisor starts  
; up, identifies itself, and prompts  
; for input.
```

2. The data of CODES can be used to load and run a diagnostic program at this point:

```
CONSOLE>><<CODE>>/SW/INDEX ; CODES refers to the five letter  
; program mnemonic. The INDEXES  
; refer to separately executable  
; loads or sections within each  
CONSOLE>>LOAD <<CODE> ; diagnostic program. These  
CONSOLE>>SW/<<SWITCHES> ; SWITCHES are program specific. If  
; the SWITCHES are omitted, the program  
; is run in the default mode.
```

MICRODIAGNOSTIC MONITOR COMMANDS

Command/Flow	Description
DIAGNOST	Initializes the program control flags, and starts microdiagnostic execution at test number one.
	Valid qualifiers are:
/TEST: <NUMBER>	-- Dispatch to the test number specified (do not execute any prior tests) and loop on the test indefinitely.
/SECTION: <NUMBER>	-- Dispatch to the section number specified (do not execute any prior sections) and loop on the section indefinitely.
/PASS: <NUMBER>	-- Execute the microdiagnostics the specified number of passes before returning to the console. If the number is 0, execute the microdiagnostics indefinitely.
/CONTINUE	-- This switch is used with the /TEST or /SECTION switch to automatically continue after the specified test or section has been reached.

MICRODIAGNOSTIC MONITOR COMMANDS

`/TEST: <N> <M>` -- Dispatch to test <N>, execute tests <M> through <M> (inclusive), and return to command mode.

`/SECT: <N> <M>` Dispatch to section <N>, execute sections <M> through <M> (inclusive), and return to command mode.

NOTE

In the above two variations of the "/TEST" and "/SECTION" qualifiers, the value of <M> must be less than or equal to <N>. If <M> is less than <N>, testing will start at <M> and continue to the end.

NOTE

/TEST and /SECT cannot be specified simultaneously.

Examples:

`BTAB/TEST:2F`

Dispatch to test number 2F and execute it indefinitely.

`BTAB/SECT:0`

Dispatch to test number 0 and execute it indefinitely.

`BTAB/TEST:-1`

execute all of the micro diagnostics indefinitely.

MICRODIAGNOSTIC MONITOR DEMANDS

DIAG/TEST/PP/CONT

Dispatch to level 2P and start execution of the remaining tests.

CONTINUE

Continues microdiagnostic execution without changing the program control flags.

Set and Clear Flags

SET/CLEAR FLAG RD

Sets (or clears) the Halt on Error Detection flag.

SET/CLEAR FLAG SI

Sets (or clears) the Halt on Error Translation flag.

SET/CLEAR FLAG LOOP

Sets (or clears) the Loop on Error flag.

SET/CLEAR FLAG NER

Sets (or clears) the No Error Report flag.

SET/CLEAR FLAG SELL

Sets (or clears) the Sell on Error flag.

SET/CLEAR FLAG SERR

Sets (or clears) the Error Abort flag.

CLEAR FLAG IS

Clears the Loop on Special Section flag. (Note that this flag cannot be set.)

CLEAR LT FLAG

Clears the Loop on Special Test flag. (Note that this flag cannot be set.)

MICRODIAGNOSTIC MONITOR COMMANDS

- SET/CLEAR FLAG ALL** Sets (or clears) all of the previous flags.
- SET/CLEAR SONS** Sets (or clears) the Stop on Micro Match bit.
- SET/CLEAR SONS1 <ADDRESS>** Loads address into Micromatch Register and sets (or clears) the stop on Micromatch bit.
- SET/CLEAR SP <ADDRESS>** Loads <ADDRESS> into the SPA stack frame register.
- SET STOP STATE** Sets the CPU clock to single bus state.
- SET STOP BUS** Sets the CPU clock to single bus cycle.
- Both the SET STOP STATE and SET STOP BUS commands cause the monitor to enter stop mode. Stop mode types the current clock state or the UPC value, and waits for terminal input. If a space is typed, the clock is triggered and the current UPC value is typed out. If any other character is entered, stop mode is exited.
- SET STOP INSTRUCTION** Sets the hardware Single Instruction flag and returns to the monitor. When the hardware trace are invoked, the current value of the next PC (PC) is typed. The

MICRODIAGNOSTIC MONITOR COMMANDS

monitor waits for terminal input. If a space is typed, the current pseudo instruction is executed and the current value of the rPC is typed. If any other character is typed, stop work is exited.

- SET CLOCK FAST** Sets the CPU clock speed to the fast margin.
- SET CLOCK SLOW** Sets the CPU clock speed to the slow margin.
- SET CLOCK NORMAL** Sets the CPU clock speed to normal.
- SET CLOCK EXTERNAL** Sets the CPU clock for an external oscillator.

Examine Commands

The following examine commands cause the current microinstruction to be executed before the examine is performed, if it is the first examine since entering the monitor command deck. All successive examines do not execute any additional microinstructions. ID Bus registers T1-F8 are destroyed during the examine, except for the ID Bus and VBus examines. All of the following examines, except V Bus, advance the clock to CPC before executing the command.

MICRODIAGNOSTIC MONITOR COMMANDS

EXAMINE ID:<ADDRESS>	Displays the contents of the ID Buffer Register specified by <ADDRESS>.
EXAMINE VSR:<CHANNEL>	Displays the contents of the VSR channel specified by <CHANNEL>. Bit 0 is at the right side of the display.
EXAMINE RA:<ADDRESS>	Displays the contents of the RA Scratch Pad specified by <ADDRESS>.
EXAMINE RC:<ADDRESS>	Displays the contents of the RC Scratch Pad specified by <ADDRESS>.
EXAMINE LA	Displays the contents of the LA Latch.
EXAMINE LC	Displays the contents of the LC Latch.
EXAMINE LR	Displays the contents of the R Register.
EXAMINE OR	Displays the contents of the O Register.
EXAMINE SC	Displays the contents of the SC Register.
EXAMINE PR	Displays the contents of the PR Register.
EXAMINE VA	Displays the contents of the VA Register.
EXAMINE PC	Registers the contents of the Program Counter.

MICRODIAGNOSTIC MONITOR COMMANDS

Deposit Command The deposit command is the same as the examine command, except that the data to be deposited must be supplied by the user.

DEPOSIT ID: <ADDRESS> <DATA>

DEPOSIT RI: <ADDRESS> <DATA>

DEPOSIT RC: <ADDRESS> <DATA>

DEPOSIT LA: <DATA>

DEPOSIT LC: <DATA>

DEPOSIT DR: <DATA>

DEPOSIT QR: <DATA>

DEPOSIT SC: <DATA>

DEPOSIT EB: <DATA>

DEPOSIT VA: <DATA>

DEPOSIT PA: <DATA>

MICRODIAGNOSTIC PSEUDO INSTRUCTION DEFINITIONS

INDEX

INDEX (<SRC ADDRESS>, [<SR INDEX>, <MS ADDRESS>,
<WORD COUNT>, [<MS ADDRESS INDEX>]

From the <WORD COUNT> number of 46-bit microwords from the <SRC ADDRESS>, indexed by <SR INDEX>, to the MS starting at <MS ADDRESS>, indexed by <MS ADDRESS INDEX>. If the <SR INDEX> is unspecified, the <SRC ADDRESS> is indexed by six PDP-11 words (i.e., 96 bits).

If the <MS ADDRESS> starts with an alpha character, the <MS ADDRESS> is used as a pointer to a table in the LSI-11 memory. Otherwise, it is used as a physical MS address.

For example, if the current value of the index is 2, 14_2 (<SR INDEX> * 5) would be added to the <SRC ADDRESS> to find the first 46-bit microword to load into the MS.

COMPARE

COMPARE (<PASS ADDRESS>, [<FAIL ADDRESS>]

If the status flag, set during a COMPARE instruction (see COMPARE instructions), is zero, go to the <PASS ADDRESS>. If the status flag is not zero, go to the <FAIL ADDRESS>. If neither a pass or fail address is specified, go to the next instruction in line.

The address of the next instruction is typed. These addresses appear on the typed line named TRACK.

MICRODIAGNOSTIC PSEUDO INSTRUCTION DEFINITIONS

CLOCK

CLOCK <TIMES>

Step the system clock <TIMES> number of single time states. If <TIMES> is evenly divisible by four, single bus cycles are executed for each four <TIMES>.

COMPARE

COMPARE [<MODE>], <REGISTER>, <DATA ADDRESS>, [<DATA ADDRESS
INDEX>]

Compares the contents of the outside register specified by <REGISTER> with the contents of the location specified by <DATA ADDRESS>, located by <DATA ADDRESS INDEX>.

If the <MODE> argument is false, set the error flag. If the <MODE> argument is not specified, it defaults to EQUAL.

If the <REGISTER> argument is specified as "PERFECT" or "PERFECT", the register used in the compare is the ID Bus register that was read in the most recent READB instruction.

MICRODIAGNOSTIC PSEUDO INSTRUCTION DEFINITIONS

CMPCAD

CMPCAD (<MODE>), <REGISTER>, <DST ADDRESS>, [<DST ADDRESS INDEX>]

Compare the contents of the console register specified by <REGISTER> with the contents of the register specified by <DST ADDRESS> and <DST ADDRESS INDEX>, indexed by <DST ADDRESS INDEX>.

If the <MODE> argument is false, set the error flag. If the <MODE> argument is not specified, it defaults to EQUAL.

If the <REGISTER> argument is specified as THROUGH or THROUGH1, the register used in the compare is the ID Bus register that was read in the most recent READC instruction.

CMPCBK

CMPCBK (<MODE>), <REGISTER>, <CRASH ADDRESS>, [<CRASH ADDRESS INDEX>], <DST ADDRESS>, [<DST ADDRESS INDEX>]

Take the contents of the console register specified by <REGISTER>, mask it with the contents of the <CRASH ADDRESS>, indexed by <CRASH ADDRESS INDEX>, and compare it with the contents of <DST ADDRESS>, indexed by <DST ADDRESS INDEX>.

If the <MODE> argument is false, set the error flag. If the <MODE> argument is not specified, it defaults to EQUAL.

MICRODIAGNOSTIC PSEUDO INSTRUCTION DEFINITIONS

If the <REGISTER> argument is specified as THRESHOLD or CDRIGHT, the register used in the compare is the ID Bus register that was read in the most recent READB instruction.

The mask is performed by taking the contents of <MASK ADDRESS>, indexed by <MASK ADDRESS INDEX>, complementing it, and bit-planting the contents of <REGISTER> with it.

CMASK

OPCODE <CMASK>, <REGISTER>, <MASK ADDRESS>, <MASK ADDRESS INDEX>, <DATA ADDRESS>, <DATA ADDRESS INDEX>

Take the contents of the console registers specified by <REGISTER> and <REGISTER+12>, mask it with the contents of <MASK ADDRESS> and <MASK ADDRESS+12>, indexed by <MASK ADDRESS INDEX>, and compare it with the contents of <DATA ADDRESS> and <DATA ADDRESS+12>, indexed by <DATA ADDRESS INDEX>.

If the <CMASK> argument is false, set the error flag. If the <DATA> argument is not specified, it defaults to EQUAL.

If the <REGISTER> argument is specified as THRESHOLD or CDRIGHT, the register used in the compare is the ID Bus register that was read in the most recent READB instruction.

The mask is performed by taking the contents of <MASK ADDRESS> and <MASK ADDRESS+12>, indexed by <MASK ADDRESS INDEX>, complementing it, and bit-planting the contents of <REGISTER> and <REGISTER+12>.

MICRODIAGNOSTIC PSEUDO-INSTRUCTION DEFINITIONS

COMPDSV

COMPDSV <JST ADDRESS>, <JST ADDRESS INDEX>

Compare the contents of the PC Save register with the contents of the location specified by <JST ADDRESS>, indexed by <JST ADDRESS INDEX>. If the contents are not equal, set the error flag.

ENDLOOP

ENDLOOP <INDEX MARK>

Add the increment value of <INDEX MARK> (see LOOP instruction) to the current value of the index specified by <INDEX MARK>. Compare the current value with the test value (specified in the LOOP instruction). If the current value is less than or equal to the test value, go to the instruction following the most recent LOOP instruction. Otherwise, go to the next sequential instruction.

ERRLOOP

ERRLOOP

Save the address of the next instruction. If an error is detected, and the loop or error flag is set (ref. subsection 4.6), execution is restarted at this saved address after the ERRLOOP instruction is executed.

MICRODIAGNOSTIC PSEUDO INSTRUCTION DEFINITIONS

FLRCHI

FLRCHI <CSC ADDRESS>, <CSC ADDRESS INDEX>, <CSC ROW INDEX>

If <CSC ADDRESS> is a numeric string, execute a maintenance return to the location specified by <CSC ADDRESS>, indexed by <CSC ADDRESS INDEX>. If <CSC ADDRESS> is an alpha-numeric string, execute a maintenance return to the location specified by its contents at <CSC ADDRESS>, indexed by <CSC ADDRESS INDEX>. If <CSC ROW INDEX> is specified, clear bit 7 of the MDR register during the maintenance return.

FLDSHB

FLDSHB <DST ADDRESS>, <INDEX NAME>

Generate a 16-bit word of all zeros. Insert a logic one in the bit position specified by the current value minus one of <INDEX NAME>, and load this word into the location specified by <DST ADDRESS> and <DST ADDRESS>+2.

FLDSWB

FLDSWB <DST ADDRESS>, <INDEX NAME>

Generate a 32-bit word of all logic ones. Insert a zero in the bit position specified by the current value minus one of <INDEX NAME>, and load this word into the location specified by <DST ADDRESS> and <DST ADDRESS>+2.

MICRODIAGNOSTIC PSEUDO INSTRUCTION DEFINITIONS

IFERROR

IFERROR [MESSAGE NUMBER], [PCIL ADDRESS]

If the error flag is nonzero, type the PC of the instruction, the last number, suspect number, and the good and bad data. Then, go to [PCIL ADDRESS] if the HALT flag is not set (ref. subsection 4.6).

If the error flag is zero, or if the [PCIL ADDRESS] is not specified, go to the next instruction.

INITIALIZE

INITIALIZE

Set and clear the CPU Initialize bit in the Machine Control register, clear the single frame status bit, set the single bus cycle bit, and the JCK HOP bit, and set the Proceed bit in the Machine Control register.

INDEX

INDEX [CPU ADDRESS], [INDEX NAME]

Generate the INDEX address specified by the current value minus one of [INDEX NAME] and load it into the INDEX field of the microinstruction specified by [CPU ADDRESS].

MICRODIAGNOSTIC PSEUDO INSTRUCTION DEFINITIONS

LCDBREG

LCDBREG <REGISTER>, <SRC ADDRESS>, <SRC ADDRESS INDEX>

Load the IC Bus register specified by <REGISTER> with the contents of the locations specified by <SRC ADDRESS> and <SRC ADDRESS>+2, indexed by <SRC ADDRESS INDEX>.

If <REGISTER> is the microstack, microbus, or MCR address, the contents of <SRC ADDRESS> is taken to be 16 bits. Otherwise, it is taken to be 32 bits.

LOADCA

LOADCA <REGISTER>, <SRC ADDRESS>, <SRC ADDRESS INDEX>

Load the console register specified by <REGISTER> with the contents of the location specified by <SRC ADDRESS>, indexed by <SRC ADDRESS INDEX>. This instruction loads 16 bits of data.

LOOP

LOOP <INDEX NAME>, <START>, <END>, <EXIT DEPENDENT>

Initialize the loop parameter specified by <INDEX NAME> to the value specified by <START>. Save the value specified by <END> for the ENLOOP instruction. Calculate and save the increment value for the ENLOOP instruction via the following algorithm:

If <START> is less than or equal to <END>, set the increment value to 1; otherwise, set it to -1.

MICRODIAGNOSTIC PSEUDO INSTRUCTION DEFINITIONS

If <END> is in <INDEX NAME>, save the current value of the index name as the <END> value of this INDEX NAME.

If <STEP ELEMENTS> is specified, divide the length of <START> and <END> by two if there is only one MCB position on the system. Otherwise, leave them unchanged.

MARK

MARK <CPU ADDRESS>, <MARK ADDRESS>

Take the contents of location <MARK ADDRESS>, complement it, and bit-wise the contents of location <CPU ADDRESS> with it.

MOVE

MOVE <CPU ADDRESS>, [<SRC ADDRESS INDEX>, <CPU ADDRESS>

Move the contents of <CPU ADDRESS INDEX> (indexed by <CPU ADDRESS INDEX>) to the location specified by <CPU ADDRESS>.

NEWTEST

NEWTEST <TEST NAME>, [<TEST DESCRIPTION>, [<TEST DESCRIPTION>], [<TEST DESCRIPTION>], [<TEST POINT DESCRIPTION>]

This instruction creates a test header document for the specified arguments. It clears the error flag, and shows the PC of the next instruction. See looping on test.

MICRODIAGNOSTIC PSEUDO INSTRUCTION DEFINITIONS

READIN

READIN <REGISTER>

Reads the 16 BUS register specified by <REGISTER> and loads the contents of it into locations 100000 and 100001.

RESET

RESET

Executed on <LSI-11> hardware instructions.

REPORT

REPORT <MODULE NAME STRING>

Types out the module numbers of the modules specified by <MODULE NAME STRING>. If the HALT flag is set, return to the Microdiagnostic Monitor.

TESTE

TESTE <CRC TABLE ADDRESS>, [CRC TABLE ADDRESS INDEX]

Load and read the VDMA. Compare the contents of the data at <CRC TABLE ADDRESS>, indexed by <CRC TABLE ADDRESS INDEX>, with the V DMA data just read. The <CRC TABLE> has the following format:

MICRODIAGNOSTIC PSEUDO INSTRUCTION DEFINITIONS

18: LMCDB <NUMBER OF BITS TO CHECK>
 VBCSB <CHANNEL NUMBER>, <BIT NUMBER>, <EXPECTED BIT
 VALUE>

28: LMCDB <NUMBER OF BITS TO CHECK>
 VBCSB <CHANNEL NUMBER>, <BIT NUMBER>, <EXPECTED BIT
 VALUE>

The following is an example of the CRC TABLE ADDRESS INDEX:

TCRDB 18,1

If the current value of the <CRC TABLE ADDRESS INDEX> is 0,
and the <CRC TABLE> looks like the above table, the physical
<CRC TABLE ADDRESS> would be 28.

SETVBA

SETVBA <DATA>

Load the LSI processor status word with the value specified by
<DATA>.

SETVEC

SETVEC <VECTOR ADDRESS>

Set the LSI-11 address specified by <VECTOR ADDRESS> to the
expected trap routine.

MICRODIAGNOSTIC PSEUDO INSTRUCTION DEFINITIONS

SKIP

SKIP <DBT ADDRESS>

Go to the <DBT ADDRESS>. If <DBT ADDRESS> is not specified, go to the next test. If <DBT ADDRESS> starts with the alpha character S, go to the next subtest.

SUBTEST

SUBTEST

Increment the subtest counter.

TYPEISE

TYPEISE

Use the contents of location BARDATA to determine the MCS module configuration and type A message and the number of MCS modules that will be tested. If any of the following conditions exist, the test stream is aborted and the MCS (MC Error Report) flag is set:

- a. MCS module count is zero
- b. bits 3-0 are nonzero
- c. 5-b K of MCS is not present

MICRODIAGNOSTICS CONTROL ROM FIELD DEFINITIONS

```

: FIELDS ARRANGED ALPHABETICALLY
ACF/=0,2,70:0
  LA=0
  SYMC=1
  TRAP=0
  CONTROL=0
ACW/=0,3,55
  PWR_L=0
  ASORT=1
  POLY_CORR=6
AES/=0,1,44
  Vx=0
  [Rn]=1
ALJ/=0F,4,66:0
  A=0
  A=5,K=02=01
  A=5,I=02
  LAST_DEP=01
  A=5+I=04
  A=0=05
  A=9,RLC=06
  CVDI=07
  XUR=08
  ANJRO1=09
  RDI1=0A
  A=23,RS=0=0B
  DR=0C
  A=0=0D
  B=0E
  A=0F
: BANK TO ALLJ
RAMX/=0,2,80
  LA=0
  RAMX=1
  RAMX_SKT=2
  RAMX_QSKT=3
: INSTRUCTION DEPENDENT
: A .OP. .NET. B
: A .XOR. B
: A .AND. .NOT. B
: .NOT. A
: A .OP. B
: A .XOR. B
: BANK EXTENDED ACCORDING TO ET
: EXT ZERO EXTENDED. GATL)=0

```

BEN/40,5,72,0
 ROP=0
 Z=1
 PDR=0
 CD=0
 ACCEL=5
 DATA.TYPC=0

END.OP=14
 IRT=14
 POLYOP=9
 RET=0
 SRC.PD=CA
 TB.TEST=0B

MJL=0C
 STOPS=0D
 INTERRUPT=0E
 DECIMAL=0F
 UTRAP=10
 LAST.WE=11

EALU=12
 SD=14
 ALU1=0-15

STATE7=4-16
 STATE8=C-17
 D.BYTES=18
 D3=0-18
 TSL.CD=14
 PLJ=19
 PSL.MODE=1C
 TB.TEST=1D

:BRANCH TABLE

```

:END BRANCH
:ALU Z
:LR410, PSL<<0, LR400
:ALU C31, 0
:MODE FROM ACCELERATOR
:(VAX MODE) =, ASRC=SRC, ASRC=0+0
: 0--CRASH, 1--LOAD OR DOUBLE
: 2--FIELD, 2--ADDRESS
:(-11 MODE) =, 0 CLASS, J CLASS+0M27
:(VAX MODE) =, LKSLD
:(-11 MODE) =, RMA0-SYST+0M40+0M57, CBT R=PC
:(VAX MODE) MODE.LNS,ASTLVL, V, V
:(-11 MODE) SRC R=PC
: 0--TB MISS, 1--ERR00
: 2--STALL, 3--DATA OK
:SOURCE, D,DATA
:QW010, D,NS,0, 0C510
:AC LMA, INTERNAL INTERRUPT, INT STG
:0, 0 BYTE 0 VALID DIGIT, 00=0 NEG SIGN
:MICROTRAP DISPATCH VECTOR
:=-PC, NESTED ERROR, LOW TAG BIT
: 0--READ INTERRUPT, 1--READ, READ DMA
: 2--WRITE, 3--READ, WRITE DMK
:CALL N, CALL 2, SC.NE,0, 55
:SC45=RA,NE,0, SC.GT,C, SC45=0,NE,0
:RLTB PPTY, ALU<10>=0, ALU<1>, ALL=0
: (ALU BITS FROM PREVIOUS STATE)
:STATE 07:4>
:STATE 08:0>
:STATE 09:0, 1, 0 OF D,AC,0
:DC:00
:IN,Z,C,C OF PSL
:CALL N, ALL Z, IR=0, ALU C31
:=-V31:00, -CONSOLE, LSICM, KERNEL
:PE NA,LD, ALLOWED, QAD, V
: 0--TRANSLATION DA, 1--NO CHK AND V=0
: 2--ACCESS VIOLATION, 3--TB MISS
  
```

MICRODIAGNOSTICS CONTROL ROM FIELD DEFINITIONS

```

SWR/40,3,82
  VAS4=0
  PE.DR.LB=1
  PACKED-F=2
  LB=3
  LC=4
  PE=5
  K74ER
  REMA=7
CON/40,3,20,0
  LC=0
  LEND.LB=1
  SWR=2
  TR=3
  ROS=4
  VAS4=5
  C.VAS=6
  TRST.DEP=7

DID/40,4,42
  RO=0
  ACA=5
  EDIT=7
  READ=30-9
  READ=37-93
  K71E=50-90
  K71E.K74=0F

DR/40,4,89,C
  MOR=0
  LEFT2=1
  RIGHT2=2
  DIS=4
  LEFT=5
  RIGHT=6
  SWR=8
  SWR-F=9
  ACCEL=24
  BYTE.SWR=0B

:DMA TO ALJ
:4 0 IN THE GET SELECTED BY SC04:05
:LB JKLESS R-PC, THEN PC
:PACKED FLOATING

:CONTRITION CODES
:LE UR 0
:DEFAULT
:SAMPLE ALL 8 PAIR CONNECTIONS
:ROCE V NO EFFECT ON A, Z, C
:LE 2 16 20,32 0.
:SET R FROM K74(LD=1)
:R1 R 2 2-37 4-1, 0 FROM JNR 20
:R1 R 20 2 FROM ALJ(OUT)
:LETTERS UNAFFECTED

:CONSOLE & TO BUS CONTROL IN IS/1
:CONTROL ALICE AL-TO-12 FLAG
:SET CONSOLE ACKNOWLEDGE FLAG
:CLEAR CONSOLE MODE
:READ 10 BUS BUS SELECTED BY SC
:READ 10 BUS BUS SELECTED BY JNRX
:WRITE REG SELECTED BY SC
:WRITE REG SELECTED BY JNRX

:DEFAULT HOLD
:DOUBLE SHIFT LEFT
:CONTROL SHIFT RIGHT
:IF NOT ALU CR, SHIFT LEFT
:ELSE LOAD FROM RUF
:SHIFT LEFT
:SHIFT RIGHT
:LOAD SHF R16, INTEGER FORMAT
:LOAD SHF MAX, UNPACKED FLOATING FORMAT
:LOAD ACCELERATOR DATA FROM DP BUS
:REFLECT BYTES AROUND BIT 16

```

MICRODIAGNOSTICS CONTROL ROM FIELD DEFINITIONS

```

Q=BC
DAL=5C=03
DAL=5A=05
DAL=5A=05
CLR=0F

BT/00,2,73,0
;DATA TYPE
;CONTROL'S MAX SIZE, ZERO EXTENDER, SHF AMOUNT,
;CONNECTION CODE SETTINGS, AND MEMORY REFERENCES
;DEFAULT

;INSTRUCTION DEPENDENT ---
;ANY DI ABOVE, OR QUAD:DOUBLE
;EXCEPT 4,0

;--PAB5(A-B)

;FORM TO EQU
;DEFAULT

;SHIFT VALUE

;F2 REGISTER CONTROL
;DEFAULT, HOLD

;FUNCTION SELECT FOR 40-4C
;ENABLE MEMORY CONTROL
;GROUP IC BUS AND CONSOLE CONTROL

;INTERUPT AND BACKLIT ACKNOWLEDGE

;STORE INTERRUPT REQUESTS
;CONTROL ACKNOWLEDGE
;EXCEPT ACKNOWLEDGE

```

MICRODIAGNOSTICS CONTROL ROM FIELD DEFINITIONS

116:AD, 4, 0, 0, 0
 117:FC
 5:7B:1
 5:7B:2
 5:7A:3
 5:7C:1-4
 5:7C:5-8
 805T:7
 5:6:0-63
 5:6:100-1
 5:6:1-5
 5:6:1-5, CC:0-5 OF

 116:AD, 4, 0, 0, 0
 117:FC
 5:7B:1
 5:7B:2
 5:7A:3
 5:7C:1-4
 5:7C:5-8
 805T:7
 5:6:0-63
 5:6:100-1
 5:6:1-5
 5:6:1-5, CC:0-5 OF

 116:AD, 4, 0, 0, 0
 117:FC
 5:7B:1
 5:7B:2
 5:7A:3
 5:7C:1-4
 5:7C:5-8
 805T:7
 5:6:0-63
 5:6:100-1
 5:6:1-5
 5:6:1-5, CC:0-5 OF

 116:AD, 4, 0, 0, 0
 117:FC
 5:7B:1
 5:7B:2
 5:7A:3
 5:7C:1-4
 5:7C:5-8
 805T:7
 5:6:0-63
 5:6:100-1
 5:6:1-5
 5:6:1-5, CC:0-5 OF

116:AD, 4, 0, 0, 0
 117:FC
 5:7B:1
 5:7B:2
 5:7A:3
 5:7C:1-4
 5:7C:5-8
 805T:7
 5:6:0-63
 5:6:100-1
 5:6:1-5
 5:6:1-5, CC:0-5 OF

 116:AD, 4, 0, 0, 0
 117:FC
 5:7B:1
 5:7B:2
 5:7A:3
 5:7C:1-4
 5:7C:5-8
 805T:7
 5:6:0-63
 5:6:100-1
 5:6:1-5
 5:6:1-5, CC:0-5 OF

 116:AD, 4, 0, 0, 0
 117:FC
 5:7B:1
 5:7B:2
 5:7A:3
 5:7C:1-4
 5:7C:5-8
 805T:7
 5:6:0-63
 5:6:100-1
 5:6:1-5
 5:6:1-5, CC:0-5 OF

116:AD, 4, 0, 0, 0
 117:FC
 5:7B:1
 5:7B:2
 5:7A:3
 5:7C:1-4
 5:7C:5-8
 805T:7
 5:6:0-63
 5:6:100-1
 5:6:1-5
 5:6:1-5, CC:0-5 OF

 116:AD, 4, 0, 0, 0
 117:FC
 5:7B:1
 5:7B:2
 5:7A:3
 5:7C:1-4
 5:7C:5-8
 805T:7
 5:6:0-63
 5:6:100-1
 5:6:1-5
 5:6:1-5, CC:0-5 OF

116:AD, 4, 0, 0, 0
 117:FC
 5:7B:1
 5:7B:2
 5:7A:3
 5:7C:1-4
 5:7C:5-8
 805T:7
 5:6:0-63
 5:6:100-1
 5:6:1-5
 5:6:1-5, CC:0-5 OF

MICRODIAGNOSTICS CONTROL ROM FIELD DEFINITIONS

```

07=0,13,0,1
KRM/CQ,0,0,39
.8=0
.1=1
.2=2
.3=3
.4=4
SPL,CQ#3
SIP,CQ#8
ZMR#4
ZC#7
.13=8
.40=9
.34=34
.28=38
.40#3C
.30=30
CF=3F
SUC#11
PF=12
FFC#13
1E#11
3#15
7#18
7#17
F#9
10#15
F33#14
FF#2#B
FF#2#C
2C#10
3C#18
1E#1E
8FF#29

NEXT MICRO WORD ADDRESS. DEFAULT IS THE
FOLLOWING MICRO WORD
NUMBER. AM* DENOTES BY "*"
CONSTANTS OR V-CRIT: FK
1#3 R37# FK
1#1 R37# FK
1#2 V37# FK
1#3 V37# FK
1#4 R37# FK
SPECIAL 1 CONSTANT
SPECIAL 2 CONSTANT (-1 MODE)
FROM 26605 (V38 MODE,
130,0,0) FROM 24,
IS - 3F: CONSTANT 3: CYCLE SET UP IF ALL IN ARC#4 MODE
DECIMAL VALUE OF CONSTANT
100 (V37#L)
101 (V37#H)
102 (V37#J)
103 (V37#K)
104 (V37#L)
105 (V37#M)
106 (V37#N)
107 (V37#O)
108 (V37#P)
109 (V37#Q)
110 (V37#R)
111 (V37#S)
112 (V37#T)
113 (V37#U)
114 (V37#V)
115 (V37#W)
116 (V37#X)
117 (V37#Y)
118 (V37#Z)
119 (V37#0)
120 (V37#1)
121 (V37#2)
122 (V37#3)
123 (V37#4)
124 (V37#5)
125 (V37#6)
126 (V37#7)
127 (V37#8)
128 (V37#9)
129 (V37#A)
130 (V37#B)
131 (V37#C)
132 (V37#D)
133 (V37#E)
134 (V37#F)
135 (V37#G)
136 (V37#H)
137 (V37#I)
138 (V37#J)
139 (V37#K)
140 (V37#L)
141 (V37#M)
142 (V37#N)
143 (V37#O)
144 (V37#P)
145 (V37#Q)
146 (V37#R)
147 (V37#S)
148 (V37#T)
149 (V37#U)
150 (V37#V)
151 (V37#W)
152 (V37#X)
153 (V37#Y)
154 (V37#Z)
155 (V37#0)
156 (V37#1)
157 (V37#2)
158 (V37#3)
159 (V37#4)
160 (V37#5)
161 (V37#6)
162 (V37#7)
163 (V37#8)
164 (V37#9)
165 (V37#A)
166 (V37#B)
167 (V37#C)
168 (V37#D)
169 (V37#E)
170 (V37#F)
171 (V37#G)
172 (V37#H)
173 (V37#I)
174 (V37#J)
175 (V37#K)
176 (V37#L)
177 (V37#M)
178 (V37#N)
179 (V37#O)
180 (V37#P)
181 (V37#Q)
182 (V37#R)
183 (V37#S)
184 (V37#T)
185 (V37#U)
186 (V37#V)
187 (V37#W)
188 (V37#X)
189 (V37#Y)
190 (V37#Z)
191 (V37#0)
192 (V37#1)
193 (V37#2)
194 (V37#3)
195 (V37#4)
196 (V37#5)
197 (V37#6)
198 (V37#7)
199 (V37#8)
200 (V37#9)
201 (V37#A)
202 (V37#B)
203 (V37#C)
204 (V37#D)
205 (V37#E)
206 (V37#F)
207 (V37#G)
208 (V37#H)
209 (V37#I)
210 (V37#J)
211 (V37#K)
212 (V37#L)
213 (V37#M)
214 (V37#N)
215 (V37#O)
216 (V37#P)
217 (V37#Q)
218 (V37#R)
219 (V37#S)
220 (V37#T)
221 (V37#U)
222 (V37#V)
223 (V37#W)
224 (V37#X)
225 (V37#Y)
226 (V37#Z)
227 (V37#0)
228 (V37#1)
229 (V37#2)
230 (V37#3)
231 (V37#4)
232 (V37#5)
233 (V37#6)
234 (V37#7)
235 (V37#8)
236 (V37#9)
237 (V37#A)
238 (V37#B)
239 (V37#C)
240 (V37#D)
241 (V37#E)
242 (V37#F)
243 (V37#G)
244 (V37#H)
245 (V37#I)
246 (V37#J)
247 (V37#K)
248 (V37#L)
249 (V37#M)
250 (V37#N)
251 (V37#O)
252 (V37#P)
253 (V37#Q)
254 (V37#R)
255 (V37#S)
256 (V37#T)
257 (V37#U)
258 (V37#V)
259 (V37#W)
260 (V37#X)
261 (V37#Y)
262 (V37#Z)
263 (V37#0)
264 (V37#1)
265 (V37#2)
266 (V37#3)
267 (V37#4)
268 (V37#5)
269 (V37#6)
270 (V37#7)
271 (V37#8)
272 (V37#9)
273 (V37#A)
274 (V37#B)
275 (V37#C)
276 (V37#D)
277 (V37#E)
278 (V37#F)
279 (V37#G)
280 (V37#H)
281 (V37#I)
282 (V37#J)
283 (V37#K)
284 (V37#L)
285 (V37#M)
286 (V37#N)
287 (V37#O)
288 (V37#P)
289 (V37#Q)
290 (V37#R)
291 (V37#S)
292 (V37#T)
293 (V37#U)
294 (V37#V)
295 (V37#W)
296 (V37#X)
297 (V37#Y)
298 (V37#Z)
299 (V37#0)
300 (V37#1)
301 (V37#2)
302 (V37#3)
303 (V37#4)
304 (V37#5)
305 (V37#6)
306 (V37#7)
307 (V37#8)
308 (V37#9)
309 (V37#A)
310 (V37#B)
311 (V37#C)
312 (V37#D)
313 (V37#E)
314 (V37#F)
315 (V37#G)
316 (V37#H)
317 (V37#I)
318 (V37#J)
319 (V37#K)
320 (V37#L)
321 (V37#M)
322 (V37#N)
323 (V37#O)
324 (V37#P)
325 (V37#Q)
326 (V37#R)
327 (V37#S)
328 (V37#T)
329 (V37#U)
330 (V37#V)
331 (V37#W)
332 (V37#X)
333 (V37#Y)
334 (V37#Z)
335 (V37#0)
336 (V37#1)
337 (V37#2)
338 (V37#3)
339 (V37#4)
340 (V37#5)
341 (V37#6)
342 (V37#7)
343 (V37#8)
344 (V37#9)
345 (V37#A)
346 (V37#B)
347 (V37#C)
348 (V37#D)
349 (V37#E)
350 (V37#F)
351 (V37#G)
352 (V37#H)
353 (V37#I)
354 (V37#J)
355 (V37#K)
356 (V37#L)
357 (V37#M)
358 (V37#N)
359 (V37#O)
360 (V37#P)
361 (V37#Q)
362 (V37#R)
363 (V37#S)
364 (V37#T)
365 (V37#U)
366 (V37#V)
367 (V37#W)
368 (V37#X)
369 (V37#Y)
370 (V37#Z)
371 (V37#0)
372 (V37#1)
373 (V37#2)
374 (V37#3)
375 (V37#4)
376 (V37#5)
377 (V37#6)
378 (V37#7)
379 (V37#8)
380 (V37#9)
381 (V37#A)
382 (V37#B)
383 (V37#C)
384 (V37#D)
385 (V37#E)
386 (V37#F)
387 (V37#G)
388 (V37#H)
389 (V37#I)
390 (V37#J)
391 (V37#K)
392 (V37#L)
393 (V37#M)
394 (V37#N)
395 (V37#O)
396 (V37#P)
397 (V37#Q)
398 (V37#R)
399 (V37#S)
400 (V37#T)

```

MICRODIAGNOSTICS CONTROL ROM FIELD DEFINITIONS

112 (CM,UL,TF,WR)
 113 (TF)
 114 (AF,UL,WR,TF)
 115 (UL,WR)
 116 (WR)
 117 (CN)
 118 (AF)
 119 (AF)
 120 (AF)
 121 (AF)
 122 (AF)
 123 (UL)
 124 (UL)
 125 (UL)
 126 (UL)

127 (MS,UL,TF)
 128 (AF)
 129 (TF)
 130 (TF,MS)
 131 (CV,UL,TF)
 132 (CV)
 133 (CV)
 134 (CV)
 135 (CV,AF,TF)
 136 (CV,MS)
 137 (CV,AF,TF)
 138 (CV,TF,MS)
 139 (AF,MS)
 140 (AF,TF)

MEMORY CONTROL
 TEST TRUF WITH READ CHECK
 WHETHER CPU HAS TO GETS NEW CYCLE
 TEST TRUF WITH WRITE CHECK
 WRITE, ENABLE TRAPS
 WRITE, NORMAL PRIORITY
 CONTROLLOCK WRITE, VIRTUAL ADDRESS

141 (AF)
 142 (AF)
 143 (AF)
 144 (AF)
 145 (AF)
 146 (AF)
 147 (AF)
 148 (AF)
 149 (AF)
 150 (AF)
 151 (AF)
 152 (AF)
 153 (AF)
 154 (AF)
 155 (AF)
 156 (AF)
 157 (AF)
 158 (AF)
 159 (AF)
 160 (AF)
 161 (AF)
 162 (AF)
 163 (AF)
 164 (AF)
 165 (AF)
 166 (AF)
 167 (AF)
 168 (AF)
 169 (AF)
 170 (AF)
 171 (AF)
 172 (AF)
 173 (AF)
 174 (AF)
 175 (AF)
 176 (AF)
 177 (AF)
 178 (AF)
 179 (AF)
 180 (AF)
 181 (AF)
 182 (AF)
 183 (AF)
 184 (AF)
 185 (AF)
 186 (AF)
 187 (AF)
 188 (AF)
 189 (AF)
 190 (AF)
 191 (AF)
 192 (AF)
 193 (AF)
 194 (AF)
 195 (AF)
 196 (AF)
 197 (AF)
 198 (AF)
 199 (AF)
 200 (AF)

141 (AF)
 142 (AF)
 143 (AF)
 144 (AF)
 145 (AF)
 146 (AF)
 147 (AF)
 148 (AF)
 149 (AF)
 150 (AF)
 151 (AF)
 152 (AF)
 153 (AF)
 154 (AF)
 155 (AF)
 156 (AF)
 157 (AF)
 158 (AF)
 159 (AF)
 160 (AF)
 161 (AF)
 162 (AF)
 163 (AF)
 164 (AF)
 165 (AF)
 166 (AF)
 167 (AF)
 168 (AF)
 169 (AF)
 170 (AF)
 171 (AF)
 172 (AF)
 173 (AF)
 174 (AF)
 175 (AF)
 176 (AF)
 177 (AF)
 178 (AF)
 179 (AF)
 180 (AF)
 181 (AF)
 182 (AF)
 183 (AF)
 184 (AF)
 185 (AF)
 186 (AF)
 187 (AF)
 188 (AF)
 189 (AF)
 190 (AF)
 191 (AF)
 192 (AF)
 193 (AF)
 194 (AF)
 195 (AF)
 196 (AF)
 197 (AF)
 198 (AF)
 199 (AF)
 200 (AF)

```

READ.V.NOCH=10      ;READ. NORMAL VARIETY
READ.V.NOCH=12      ;READ. INHIBIT TRAPS
READ.V.NOCH=14      ;READ FOR VOIDF
READ.V.EOCH=15      ;READ. BUFFER CONTINUED BY IBUFFER
READ.V.FEAT=18      ;BEGIN NEW INSTRUCTION STREAM
                    ; DATA GOES TO INSTRUCTION BUFFER
LOOKREAD.V.NOCH=1A   ;INTERLOCK READ. INHIBIT CHECK
LOOKSTAD.V.NOCH=1C  ;INTERLOCK READ. NORMAL VARIETY
SBI.HOLD=20         ;STOP ALL SBL ACTIVITY
SBI.HOLD=JN JAN-22  ;RESET SBL
INVLDATE=24        ;CLEAR CACHE ENTRIES
VALIDATE=26        ;MICRODIAGNOSTIC FORCE VALID
WRITE.L.P=28       ;EXTENDED WRITE TO CLEAR MOS ERRORS
WRITE.P=14         ;WRITE. PHYSICAL
LOOKWRITE.L.P=2C   ;INTERLOCK WRITE. PHYSICAL
READ.P=22          ;READ. PHYSICAL
READ.INT.VL=30     ;FINITE-STATE SUMMARY READ
LOOKREAD.P=34      ;INTERLOCK READ. PHYSICAL
ALLOW.IS.READ=3E   ;GIVE IN A CHANCE IF IT WANTS ONE

```

;SC/40,4,28,0

```

NOP=C              ;DEFAULT
CHK.CH=01         ;CREATE NEW PSL FOR CHM
CHK.FLT.OPR=03    ;UNOP IF ALLOC=0=1, ALLOC=10=0
CHK.MEM.ADDR=13   ;THIS STATE IS INSTRUCTION DECODE
LR=04             ;TAKE CONDITION CODES FROM PSL-LEADER
LOAD.STATE=05     ;RAND POP-BLCK STACK
LOAD.ACC.CO=06    ;CLEAR PSL-POP-BL
READ.R.OG=07      ;SET SSTS
CLR.POP=08        ;CLR NESTED ERROR FLAG IN CPU STATUS
SET.SPS=09        ;SET SSTS
CLR.NEST.ERR=0A   ;OF UNALIGNED DATA REFERENCE
SET.NEST.LEV=0B   ;APP V SAVED CONTEXT, INHIBIT TRAPS
SECONJ.NEST=0C    ;APP V SAVED CONTEXT TO THIS RE
RETRY.ND.TRAP=0D  ;ALLOW USE OF FULL 32-BIT ADDRESS
RETRY.TRAP=0E
INI.MEM.ADDR=0F

```

;PC/70,3,32,0

;NOP=0

;ADDRESS DECK CONTROL

;DEFAULT

```

PC_VA=1
PC_IB=2
VA=4=3
PC=1=4
PC=2=5
PC=4=6
PC=N=7
;VA_VA=4
;PC_PC=1
;PC_PC=2
;PC_PC=4
;PC_PC=N, N IS DETERMINED BY INSTA BUFFER

DSZ=0,4,5,0
NOP=C
LEFTS=1
RIGHTS=0
LEFT=5
RIGHT=0
SHF=8
SHF=-L=0
LSD=CONV=0
ACCF=0B
D=0C
FD=0E
CLR=0F
;DEFAULT, HOLD
;COUPLE SHIFT LEFT 2
;COUPLE SHIFT RIGHT 2

;LOAD 544, INTEGER FORMAT
;LOAD 544, UNPACKED FLOATING FORMAT
;DECIMAL CONSTANT = 815 IN EACH BYTE
;100 WHICH ALL ORY BIT IS FALSE
;LOAD ACCELERATOR DATA FROM OF 8 IS

RAMX=0,1,77,0
D=0
E=1
;DATA PATH MIXER TO DMX
;DEFAULT

RAMX=AQ,1,77
C=0
E=1
;DATA PATH MIXER TO DMX. SAME BIT AS RAMX

SCR=0,1,23,0
NOP=C
LOAD=1
;SC REGISTER CONTROL
;DEFAULT, HOLD
;DAD 50X09:000

SGN=0,3,43,0
NOP=C
LOAD,SN=1
SS.FROM,SS=0
NOT,SN=0
SD.FROM,SS=4
SS.XCF,A=0=5
W0,SN=6
CLR,SD=5=7
;SIGN CONTROLS
;DEFAULT
;SD_ALIGN=0
;SN=0
;SP_NOT=0
;SD_SS
;SD_ALIGN=5, SS_SS.XOR_ALIGN=0
;SD_ALIGN=5, SS_SS.XOR_ALIGN=5.XOR_ALIGN=1
;CLEAR BOTH

```

MICRODIAGNOSTIC CONTROL ROM FIELD DEFINITIONS

```

SHP/40,5,8F,0
ALL=0
LEP=41
RTM=0
ALL_C1F=9
RTMTR=4
LEP=3 5

S17=0,8,85,0
:SHFT IN/OUT CONTROLS
:-----
:PSL<0> 031 0 0
:ALJ 31 00 031
: 0 0 031
: 0 0 0
: 031 031 ALJ 031
: 0 ALL 0,1 0
: 1 ALL 0,1 1

SVP/40,7,05,0
:MIKTR TO SC
:CALL 49:0>
:PSL<0>
:ALJ=031
:ALJ=031
:ALJ=031

SPO/40,7,05,0
:ISOLATION FOR OPCODE, 7 5115
:DEFBIT
:LOAD LC, ADDR=SC(0:00)
:WRITE RC, ADDR=SC(03:03)

SPO,NC/40,4,38
:CMD,LAB=1
:LOAD,LAB=9
:WRITE,SAB=3

SPO,ADR/40,3,155
:YAK REDE
:0 SPT R
:1 SF-2 R
: 28
: 5P1 R
: 5P2 R
    
```



```

ALL_NOT_0      *ALL/NOT4,ANX/RAYX,RYX/D
ALL_NOT_RC[]  *RPO/R/LOAD/LO,CFD/RO/RO*,BM*/LC,ANX/RANX,DXT,DT/LDRQ,ALU/DRNDT*
ALL_PCKC,FP   *BXA/PCKED,F,ALU/B*
ALL_PC        *BXA/PC,ALU/B
:ALU_0..._THRU CACHE_...

ALL_Q         *RANX/Q,AYX/RANX,ALL/A*
ALL_Q.OAY[]   *RANX/Q,AYX/RANX,DXT,DT/01,ALL/A*
ALL_Q.OXT[]   *ANDNDT,K[] *ALU/ANDNDT,AYX/RAYX,DXT,DT/01,RANX/Q,BMX/RMX,KMX/RO*
ALL_Q.OXT[]..CF,K[] *ALU/A+5,ANX/RAYX,DXT,DT/01,RANX/Q,BMX/RMX,KMX/RO*
ALL_Q.OXT[]..C,C *ALU/D+1,ANX/RAYX,DXT,DT/01,RANX/Q,BMX/RMX,RBM/A/D*
ALL_Q.OXT[]+C *ALU/A+1,ANX/RAYX,DXT,DT/01,RYX/RBYX,RBYX/D,RAYX/Q*
ALL_Q.OXT[]+C-1 *ALU/A+3+1,AYX/RANX,DXT,DT/01,ANX/RBYX,RANX/Q,RBYX/D*
ALL_Q.OXT[]-K[] *ALU/A+5,ANX/RAYX,DXT,DT/01,RANX/Q,BMX/RMX,KMX/RO*
ALL_Q.OXT[]-K[] *ALU/A+5,ANX/RAYX,DXT,DT/01,RANX/Q,BMX/RMX,KMX/RO*
ALL_Q.AND,K[] *RANX/Q,AYX/RANX,ANX/01,RYX/AYX,ALU/A/D
ALL_Q.ANDNDT.MASK *RANX/Q,ANX/RAYX,RYX/ANX,ALL/ANDNDT*
ALL_Q.ANDNDT.M[] *RANX/Q,ANX/RAYX,AYX/01,BMX/RMX,SI/J/ANDNDT*
ALL_Q[]B[]   *RANX/Q,AYX/RANX,ALL/D
ALL_Q[]D[]   *RANX/Q,AYX/RANX,RBYX/D,RYX/RBYX,ALU/A-B*
ALL_Q-D-1[] *ALU/A-3-1,ANX/RANX,RAYX/Q,RMX,RBYX,RBM/D*
ALL_Q+H[]    *RANX/Q,AYX/RANX,KMX/01,ANX/ANX,ALL/A+5*
ALL_Q-K[]    *RANX/Q,AYX/RANX,KMX/01,ANX/ANX,ALL/A-5*
ALU_0+K[]+1 *ALU/A+3-1,ANX/RANX,RAYX/Q,ANX/RMX,KMX/01*
ALU_0+LB    *RANX/Q,AYX/RANX,ANX/LB,ALU/A+B*
ALU_0+LB+1 *RANX/Q,AYX/RANX,ANX/LB,ALU/A+B+1*
ALU_0+LC    *RANX/Q,AYX/RANX,ANX/LC,ALU/A+B*
ALU_0+LC    *RANX/Q,AYX/RANX,ANX/LC,ALU/A+B*
ALU_0+LC+1 *ALU/A+3-1,ANX/RANX,RAYX/Q,ANX/01*
ALL_Q+MASK  *ALU/A+5,AYX/RANX,RANX/Q,RYX/MASK
ALU_0-MASK-1 *ALU/A-5-1,ANX/RANX,RANX/Q,ANX/MASK*
ALL_Q.O,X,K[] *RAYX/Q,ANX/RAYX,KMX/01,RMX/ANX,ALL/DR*
ALU_0.O,X,LC *RAYX/Q,ANX/RAYX,ANX/LC,ALU/DR*
ALL_Q.O,DRNDT,K[] *ALU/DRNDT,ANX/AYX,RANX/Q,BMX/RMX,KMX/01*
ALL_Q.O,XT[] *ALL/A,ANX/RANX,ANX/01/01,RANX/Q*
ALL_Q.O,XT[]..ANDNDT,K[] *ALU/ANDNDT,ANX/RAYX,DXT,DT/RANX/Q,BMX/RMX,KMX/RO,DT/01*
ALL_Q.O,XT[]-K[] *RAYX/Q,ANX/RAYX,DXT,DT/01,KMX/RO,RMX/RMX,ALU/A+D*
ALL_Q.O,XT[]-LB *RAYX/Q,ANX/RANX,DT,DT/01,RMX/R,ALU/A+B*

```



```

D_C04HE1ACT.DPF *RAN/NDP,ACT/READ,V,TECHS,DT/RS1,DEF,DR/NDP
D_C04HE1UK[] *RAN/ND,ACT/LOCKREAD,V,NDK,SC/PS1,DR/NDP
D[]_C04HE1.P *RAN/NDP,ACT/LOCKREAD,V,NDK,DT/MT,DR/NDP*
D[]_C04HE1.MCHH *RAN/ND,ACT/READ,V,NDK,DT/PS,DR/NDP*
D[]_C04HE1.F *RAN/ND,ACT/READ,V,DT/PS,DR/NDP*
D[]_C04HE1.NCHH *RAN/ND,ACT/READ,V,NDK,DT/PS,DR/NDP*
D_C04HE1.ACHAL *RAN/ND,ACT/READ,V,NDK,SC/PS1,DR/NDP*
D_DAL...THRU_D_D...

D_CAL.WRR *DX/PS1,SP1
D_CAL.SC *DX/DA1,SC1
D_D_DXT[] *RAN/DE,ACT/RANK,EXT,DT/PS1,ALL/PS,SHP/ALL,DK/SHP*
D_D_DXT[]_ANDNOT.K[] *RAN/DE,ACT/RANK,EXT,DT/PS1,KM/PS,PM/RANK,ALL/ANDNOT,SHP/ALL,DK/SHP*
D_D_DXT[]_4RT *RAN/DE,ACT/RANK,EXT,DT/PS1,STA,ST,STA/STA,ALU/4+B,SHP/ALU,DK/SHP
D_D_DXT[]_D.D.D *RAN/DE,ACT/RANK,EXT,DT/PS1,PMW,D,STA/RANK,ALL/UB,SHP/ALU,DK/SHP
D_D_DXT[]_D *RAN/DE,ACT/RANK,EXT,DT,DT,DT,PMW,RANK,PMW/QU,ALU
D_D_DXT[]_D+H *RAN/DE,ACT/RANK,EXT,DT/PS1,DK,PMX,ALU/4+D-1,D,ALU*
D_D_DXT[]_D.D.D *DX/SHP,ACT/4CR,SHP/ALL,ACT/RANK,EXT,PMW/DT/PS1,PMW/DE,PMW/RANK*
D_D_DXT[]_D.D.D.RC[] *RAN/DE,ACT/RANK,EXT,DT/PS1,SPD,SP/LOCK,LD,SPD,RC/PS1,PMW/ALU,ALU/XOP,SHP/ALU,DK/SHP*
D_D_AND.R[] *RAN/DE,ACT/RANK,EXT,DT/PS1,PMW/AND,ALL/AND,SHP/ALU,DK/SHP*
D_D_AND.R[]_LEFT *RAN/DE,ACT/RANK,EXT,DT/PS1,PMW/AND,ALL/AND,SHP/ALL,DT,DT/LING,DR/SHP
D_D_AND.R[]_H.D.P *RAN/DE,ACT/RANK,EXT,DT/PS1,PMW/AND,ALL/AND,SHP/RC/PS1,DK/SHP*
D_D_AND.RC *RAN/DE,ACT/RANK,EXT,DT/PS1,ALU/AND,SHP/ALU,DK/SHP*
D_D_AND.VRAN *RAN/DE,ACT/RANK,EXT,DT/PS1,ALU/AND,SHP/ALU,DK/SHP*
D_D_AND.D *RAN/DE,ACT/RANK,EXT,DT/PS1,PMW,ALL/AND,SHP/ALU,DK/SHP*
D_D_AND.RC[] *RAN/DE,ACT/RANK,EXT,DT/PS1,SPD,RC/PS1,PMW/ALU,ALU/AND,SHP/ALU,DK/SHP
D_D_ANDNT.R[] *RAN/DE,ACT/RANK,EXT,DT,DT,PMW,ALL/ANDNT,SH/ALU,DK/SHP*
D_D_ANDNT.LC *RAN/DE,ACT/RANK,EXT,DT/PS1,ANDNOT,SHP/ALL,DK/SHP*
D_D_ANDNT.PS42 *RAN/DE,ACT/ANDNOT,ACT/READ,PMW/PS1,PMW/PS1,ACT/4,SHP/ALL*
D_D_ANDNT.P *RAN/DE,ACT/RANK,EXT,DT/PS1,PMW,EXT,ALL/ANDNOT,SHP/ALU,DK/SHP*
D_D_ANDNT.LC[] *RAN/DE,ACT/RANK,EXT,DT/PS1,SPD,RC/PS1,PMW/ALU,ALU/ANDNT,SHP/ALU,DK/SHP*
D_D(STRAC) *RAN/DE,ACT/RANK,EXT,DT/PS1,ALU/ANDNT,SHP/ALU,DK/SHP,PL
D_D(TR) *RAN/DE,ACT/RANK,EXT,DT/PS1,PMW,ALL/PS1,SHP/ALL,DK/SHP*
D_D(K)[] *RAN/DE,ACT/RANK,EXT,DT,DT,PMW/RANK,ALL/4+B,SHP/ALU,DK/SHP*
D_D(K)[] *RAN/DE,ACT/RANK,EXT,DT/PS1,PMW/RANK,ALL/4+B,SHP/ALU,DK/SHP*
D_D(K)[] *RAN/DE,ACT/RANK,EXT,DT/PS1,PMW/RANK,ALL/4+B-1,SHP/ALU,DK/SHP*
D_D(K)[] *RAN/DE,ACT/RANK,EXT,DT/PS1,ALU/4+B,SHP/ALL,DK/SHP*
D_D(K) *RAN/DE,ACT/RANK,EXT,DT/PS1,ALU/4+B,SHP/ALL,DK/SHP*
D_D(K) *RAN/DE,ACT/RANK,EXT,DT/PS1,ALU/4+B,SHP/ALL,DK/SHP*
D_D(K) *RAN/DE,ACT/RANK,EXT,DT/PS1,ALU/4+B,SHP/ALL,DK/SHP*
D_D(K)PSL.C *RAN/DE,ACT/RANK,EXT,DT/PS1,ALU/4+B+PS1,0,SHP/ALU,DK/SHP*

```

```

D_D.LEFT          D4/LEFT*
D_D.LEFT2        D4/LEFT2*
D_D[]MASK        RAYX/D,AVX/RAMX,SHF/MASK,ALU/0,SHF/ALU,DK/SHF*
D_D.UR.ASCT:     D_D.UR.K[]_DO)*
D_D.UR.K[]:      RAVX/D,AVX/RAMX,KMX/0,SWX,AYX/ALU/DR,SHF/ALU,DK/SHF*
D_D.UR.ASCT.MASK RAVX/D,KMX/RAMX,AVX/MASK,ALU/DR,SHF/ALU,DK/SHF*
D_D.UR.P5AC      D4/SHF,ALU/DR,AVX/RAMX,PD0/D,AVX/0,AVX/KMX/0,SHF/ALU*
D_D.UR.P5AV      D4/SHF,ALU/DR,AVX/RAMX,PD0/D,AVX/0,AVX/KMX/0,SHF/ALU*
D_D.UR.0         RAVX/D,AVX/RAMX,AVX/0,AVX/RAMX,ALU/DR,SHF/ALU,DK/SHF*
D_D.UR.P0[]:     RAVX/D,AVX/RAMX,SP0/D,LD0/0,SPC/RC/0,AVX/0,SHF/ALU,DK/SHF*
D_D[]0          RAVX/D,AVX/RAMX,AVX/0,AVX/RAMX,ALU/0,SHF/ALL,DK/SHF*
D_D.0           RAVX/D,AVX/RAMX,AVX/0,AVX/RAMX,ALU/A-B,SHF/ALU,DK/SHF*
D_D-0          RAVX/D,AVX/RAMX,AVX/0,AVX/RAMX,ALU/A-B,SHF/ALU,DK/SHF*
D_D-0+1        RAVX/D,AVX/RAMX,AVX/0,AVX/RAMX,ALU/A+B+1,SHF/ALL,DK/SHF*
D_D-0-1        RAVX/D,AVX/RAMX,AVX/0,AVX/RAMX,ALU/A-B-1,SHF/ALL,DK/SHF*
D_D.RIGHT       D0/RIGHT*
D_D.RIGHT2      D0/RIGHT2*
D_D.UR.M[]S)    RAVX/D,AVX/RAMX,ALL/0,SHF/RIGHT,DK/SHF*
D_D.SAP         D0/0,0,0,SAP*
D_D.SXT[]:      RAVX/D,AVX/RAMX,EXT,DT/0,ALU/A,SHF/ALL,DK/SHF*
D_D.SXT[]_RIGHT RAVX/D,AVX/RAMX,EXT,DT/0,ALU/A,SHF/RIGHT,DK/SHF*
D_D.XDR.K[]     RAVX/D,AVX/RAMX,AVX/0,AVX/RAMX,ALU/DR,SHF/ALU,DK/SHF*
D_D.XDR.LC      RAVX/D,AVX/RAMX,BVX/0,ALU/XDR,SHF/ALU,DK/SHF*
J_D.XDR.R       RAVX/D,AVX/RAMX,REXX/0,BVX/RAMX,ALL/XDR,SHF/ALU,DK/SHF*

```

```

;D_INT.SLM... TRXJ_D_PC...

```

```

D_14.SUM        *NOT/RTAC,INT.SLM,DK/NDP
D_X[]:          *KMX/0,DMY/KMX,ALL/0,SHF/ALL,DK/SHF*
D_R[]_RIGHT    *KMX/0,DMY/KMX,ALL/0,SHF/RIGHT,DK/SHF*
D_X[]_RIGHT2   *KMX/0,DMY/KMX,ALL/0,SHF/RIGHT,DK/SHF*
D_LL          *RAMX/LA,ALU/A,SHF/ALU,DK/SHF*
D_LL.AND.K[]   *RAMX/LA,KMX/0,DMY/0,AVX/ALU,SHF/ALU,DK/SHF*
D_LL.AND.P5L.C *RAMX/LA,DMY/0,DMY-BMX,ALU/A-B+PS,0,SHF/ALU,DK/SHF*
D_LL-D        *D4,SHF,ALU/A-B,AVX/LA,AVX/RAMX,REXX/0,SHF/ALU*
D_LL.FRAC[]    *ANX/LA,AVX/0,SHF/ALL,DK/SHF*
D_LL.K[]       *ANX/LA,KMX/0,AVX/0,AVX/A-B,SHF/ALU,DK/SHF*
D_LL-RIGHT    *KMX/0,ALU/A,SHF/RIGHT,DK/SHF*
D_LL         *KMX/LB,ALU/B,SHF/ALL,DK/SHF*
D_LL.PC       *BVX/0,DK/LB,ALU/B,SHF/ALU,DK/SHF*

```



```

LALJ_SC-K[]    *KMX/0,TPMX/KMX,SA_0/0-B
SALJ_STATE    *SALJ/0,KPC/LOAD_STATE

FE_01A[]     *KMX/HMX,OKI_0/0,LD0_0,ESM/0/0,EXP,SALJ/B,FEK/LOAD*
FE_01B[]     *KMX/D_0/0/KMX,ESM/0/0,EXP,SALJ/B,FEK/LOAD*
FE_01C[]     *FEK/LOAD*
FE_K[]       *KMX/0,CPMX/KMX,CA_0/0,FFR/LOAD*
FE_LAI[EXP]  *KMX/LA,ESM/0/0,EXP,PMI_0/0,FEK/LOAD*
FE_MASS[SC-LA[EXP]] *KMX/LA,ESM/0/0,EXP,SALJ/MSS_0-B,FEK/LOAD*
FE_01EXP[]   *KMX/0,KMX/HMX,ESM/0/0,EXP,SALJ/B,FEK/LOAD
FE_R[] [EXP] *SPD_0/LOAD,LAB,SPD_0/0/0/0/0/LA,KMX/KMX,EXP,CA_0/0/B,FEK/LOAD*
FE_SC        *SALJ/0,FEK/LOAD*
FE_SC_0AND01_0E *KMX/FE,FE_0_0,AND01_0,FEK/LOAD*
FE_SC_0AND01_0K[] *KMX/0,CPMX/KMX,CA_0/0/AND01_0,FFR/LOAD*
FE_SC-1      *SALJ/0/0,FEK/LOAD*
FE_SC-FE     *ESM/FE,SALJ/0-B,FEK/LOAD*
FE_SC-FE     *ESM/FE,SALJ/0-B,FEK/LOAD*
FE_SC_K[]    *KMX/0,TPMX/KMX,CA_0/0/B,FEK/LOAD,SPK/SALJ,SCK/LOAD*
FE_SC-K[]    *KMX/0,TPMX/KMX,CA_0/0-B,FEK/LOAD*
FE_SC-K[]    *KMX/0,CPMX/KMX,CA_0/0-B,FEK/LOAD*
FE_SC-LAI[EXP] *KMX/LA,ESM/0/0,EXP,SALJ/0-B,FEK/LOAD*
FE_SC-LAI[EXP] *KMX/LA,ESM/0/0,EXP,SALJ/0-B,FEK/LOAD*
FE_SC_00_K[] *SALJ/0R,ESM/0/0,KMX/01,FEK/LOAD*
FE_SC-SH-KAL *ESM/SH,KAL,SALJ/0-B,FEK/LOAD*
FE_SPT_KAL   *ESM/SH,KAL,SALJ/B,FEK/LOAD*

TCU_... YMRU LD_...

TD[]_D       *SALJ/0/0/0/0,0/0,LD_000/01*
LD_0NO,SYRC  *C0D,B/C0TE_0/0,KMX/LA,KMX/SP1-COM*
LD_0,SYRC    *C0D/B/C0TE_0/0,ADD/0/0,KMX/SP1-COM,KCK/SYNT*
LD[SC]_D     *C0D/WRTE,SC*

K[]          *KMX/01*

LA_RAC[]     *SPD_0/0/D0C_LA,SPD_0/0/01*
LA_RID[0Y]SUS_R(SRC) *SPD_0/LOAD,LAB,SPD_0/0/0/0/DST_SRC*
LA_RI[SP2]0R_R(SPI) *SPD_0/LOAD,LAB,SPD_0/0/0/0/SP1*
LAB_R1[0R]_0 *ALL_01[0]_0R_R1[0-0_01]_ALU*
LAB_R1[0R]_1_ALU *SPD_0/LOAD,LAB_R1[0]_0R_R1[0-0_01]_R1/ALU*

```

```

LAB_R1ARC0]]_A_U_R1RCH2 *SPD/R_LOAD_LAB1.WRITE.RC,SPD.RC/01,SHF/RCH2*2
LAB_R1ARC0]]_D_DST]]IK[] *ALL_D_DST]]K[]-K[]W],LAB_R1ARC[]_ALU*
LAB_R1ARC0]]_D_DST]] *ALL_D_DST,LAB_R1ARC[]_ALU*
LAB_R1ARC[]_D_K[] *R1_D-R[]R],LAB_R1ARC[]_ALU*
LAB_R1ARC[]_D_D *SPD.R/LOAD_LAB1.WRITE.RC,SPD.RC/01,ALU/A+B,ANX/RANX,DXT,DT/LONG,SNX/REMX,RENX/D,SHF/ALU*
LAB_R1ARC[]_D_D_C+1 *ALU/A+B-1,ANX/RANX,DXT,DT/LONG,SNX/LC,SPD.R/LOAD_LAB1.WRITE.RC,SPD.RC/01,SHF/A_U]
LAB_R[] *SPD.R/LOAD_LAB.SPC.RAB/0*
LAB_R[DST] *S_D_LOAD,LAB.SPC.RC/01/DST,DS]
LAB_R[SC] *S_D_LOAD,LAB.SPC.RC/01
LAB_R[SP] *SPD.R/LOAD_LAB.SPC.RC/01-DPT*
LC_RC[] *SPD.R/LOAD_LC,SPD.RC/01
LC_RC[]SR]_B *ALU/D,C,RC[]-R[]_ALU*
LC_RC[]SR]_LA-K[] *ALL_C-R[]R],LC_RC[]_SR]_AM]
LC_RC[]SR] *SPD_LOAD,LC,SP
LC_RC[]SR]_A_1 *SPD.R/LOAD_LC.WRITE.RAB,SPD.RC/01,SHF/ALU*
LC_RC[]SR]_LA-B]_LEFT *ANX/LA,SNX/LB,ALU/A+B,SHF/LEFT,SPD.R/LOAD,LC.MK,LE,RAB,SPD.RC/01*
LC_RC[]SR]_LA-B]_RIGHT *ANX/LA,SNX/LB,ALU/A+B,SHF/LEFT,SPD.R/LOAD,LC.MK,LE,RAB,SPD.RC/01*
LC_RC[]SR]_LA-K[] *SPD.R/LOAD_LC.WRITE.RAB,SPD.RC/01,LA-1/ALU,RTU/A+D,ANX/LA,SNX/RMX,RENX/D-
LC_RC[]SR]_LB *ALL_LB,LC_RC[]_SR]_ALU*
LC_RC[]SR]_D *SPD.R/LOAD_LC.WRITE.RAB,SPD.RC/01,SHF/ALU,ALU/A,ANX/RANX,RENX/D*
:PC... THRU PCVA...

PC_PC+1 *PC/PC-1*
PC_PC+2 *PC/PC+2*
PC_PC+4 *PC/PC+4*
PC_PC+N *PC/PC+N*
PC_PC *ALU/A+B,ANX/LOAD,PC/PC,SNX/PC,ANX/RANX,RENX/D
PC_VA *PC/PC_VA
PCVA_ALU *ANX/LOAD,PC/PC_VA*
PCVA_D *SNX/D,ANX/RANX,ALU/A,ANX/LOAD,PC/PC_VA*
PCVA_D-DXT[] *RANX/D,ANX/RANX,DXT,DT/01,ALU/A,ANX/LOAD,PC/PC_VA*
PCVA_D-DXT[]+PC *RANX/D,ANX/RANX,DXT,DT/01,ANX/PC,ALU/A+1,ANX/DIY,PC/PC_VA*
PCVA_D-DXT[]+PC *RANX/D,ANX/RANX,DXT,DT/01,SNX/PC,ALU/A+B,ANX/DAB,PC/PC_VA*
PCVA_D-K[] *RANX/D,ANX/RANX,RENX/01,ANX/D,ALU/A+B,ANX/LOAD,PC/PC_VA*
PCVA_D-K[]+1 *RANX/D,ANX/RANX,RENX/01,ANX/D,ANX/PC,ALU/A+B,ANX/LOAD,PC/PC_VA*
PCVA_D-PC *RANX/D,ANX/RANX,RENX/01,ANX/D,ANX/LOAD,PC/PC_VA*
PCVA_K[] *RENX/01,RENX/RANX,RENX/01,PC,ANX/DIY,PC/PC_VA
PCVA_PC *RENX/PC,ALU/A+B,ANX/LOAD,PC/PC_VA*
PCVA_D *RANX/D,ANX/RANX,ALU/A,ANX/LOAD,PC/PC_VA*
PCVA_D+D *RANX/D,ANX/RANX,RENX/D,ANX/D-SNX/ALU/A,ANX/LOAD,PC/PC_VA*

```



```

Q_UJL[R0]] *RMA/D_4_A/RMA/SPL/D_LOAD/LL/SPO/RO/MI/00X/LO/ALL/DR/SHP/ALU,OK/SHP*
Q_U=0 *RMA/D_4_A/RMA/1/00A/D_00X/00A/AL/00A-B,SHP/ALU,OK/SHP*
Q_U=RIGHT *RMA/D_4_A/RMA/ALU/A,SHP/RIGHT,OK/SHP*
Q_U=RIGHT2 *RMA/D_4_A/RMA/ALU/A,SHP/RIGHT2,OK/SHP*
Q_U=EXT[] *RMA/D_4_A/RMA/SPL/D/MI/ALL/A,SHP/MI,OK/SHP*
Q_U=KTR 0 *OK/SHP,ALL/ADR/RMA/RVA/RMA/D_00X/RMX/RVA/D,SHP/ALU*
Q_U=... THRU Q_U=...

Q_U=BC=SI 1/00/0001,OK/TO,MS/AL,OK_LB,READ*
Q_U=DATA 04/TO,PO/ALLO,IS,READ*
Q_U=I[] C/D,READ,MS,LD,PO/MI,OK/ID*
Q_U=ISCI C/D/ALD,SC,OK/ID*
Q_U=I[] *MX,MI,0MX,0MX/4_1/D/SI/A_1,OK/SHP*
Q_U=I[]_L1A *MX,MI,0MX/0MX/4_1/D/SI/A_1,DT/INS1,DEP,OK/SHP*
Q_U=I[]_RIGHT *MX,MI,0MX/0MX/4_1/D/SI/RIGHT,OK/SHP*
Q_U=I[]_RIGHTS *MX,MI,0MX/0MX/4_1/D/SI/RIGHT,OK/SHP*
Q_U=I *MX/4,ALU/A,SHP/ALU,OK/SHP*
Q_U=I_A AND_<_I *MX/4,RMX/MI,0MX/0MX/4_1/D/ALU,SHP/MI,OK/SHP*
Q_U=I_A AND_DT_R0]] *MX/4,SPL/R,1/00/00/NO/RO/MI/SHP/LO/ALU/ANDDT,0/IF/ALU,OK/SHP*
Q_U=I_A+I *MX/4,OK/0,0MX/0MX/4_1/D/0,SHP/ALU,OK/SHP*
Q_U=I_R[] *MX/4,0MX/0,0MX,0MX/4_1/D/0,SHP/ALU,OK/SHP*
Q_U=I+Q *MX/4,0MX/0,0MX,0MX/4_1/D+B,SHP/ALL,OK/SHP*
Q_U=I *MX/4,B,ALU/B,SHP/4_1,OK/SHP*
Q_U=I *MX/4,C,ALU/B,SHP/4_1,OK/SHP*
Q_U=I+Q *MX/4,0MX/0MX/4_1/D/0TA,0/ALU*
Q_U=I+K[] *LA[R/MI/00X/4_1/A/0/0TA,0,ALU*
Q_U=I+R_HF *SHP/ANDDT,0,ALU/R,SHP/ALU,OK/SHP*
Q_U=I *RMA/PO_4_U/B,SHP/ALU,OK/SHP*
Q_U=I... THRU Q_U=...

Q_U=I[]_<_I[] *RMA/D_4_A/RMA/CAT/DT/MI,0MX/0,0MX/0MX/4_1/D+B,SHP/ALU,OK/SHP*
Q_U=I[]_LEFT *RMA/D_4_A/RMA/CAT/DT/MI,ALU/A,SHP/LEFT,OK/SHP*
Q_U=I+K[]_OK=D *RMA/D_4_A/RMA/CAT/DT/MI,0MX/D,0MX/RVA,MI/DR,SHP/ALU,OK/SHP*
Q_U=I+K[] *RMA/D_4_A/RMA/RMS/MI,0MX/0MX/4_1/D/AND,SHP/MI,OK/SHP*
Q_U=I+K[]_RIGHT *RMA/D_4_A/RMA/SPL/MI,0MX/0MX/4_1/D/AND,SHP/RIGHT,OK/SHP*
Q_U=I+ANDNOT_0 *RVA/D,0MX/0MX/RMA/J,0MX/0MX/4_1/D/ANDNOT,SHP/ALU,OK/SHP*
Q_U=I+ANDNOT_K[] *RVA/D,0MX/0MX/0MX/MI,0MX/0MX/4_1/D/ANDNOT,SHP/ALU,OK/SHP*
Q_U=I+AND_R0[] *RVA/D,0MX/0MX,00/0,00/0,00/0,0MX/LO,ALU/AND,SHP/ALU,OK/SHP*
Q_U=I+0 *RVA/D,0MX/0MX/RMA/D,SHP/RVA/4_U/A+B,SHP/ALU,OK/SHP*
Q_U=I+0 *RVA/D,0MX/0MX/RMA/D,0MX/0MX/4_U/A+B,SHP/ALU,OK/SHP*

```



```

RC[ ]_D_AND_MASK *RAXX/D,AMX/RAXA,EMX/RMXK,ALL/4B,SHF/ALU,SFO,R/WRITE,RC,S-D,RC/W1
RC[ ]_D_ANDMOT_Q *RAXX/D,AMX/RAXA,REMX/D,EMX/RMXK,4,0U/A,SHF/ALU,SFO,R/WRITE,RC,S-D,RC/W1
RC[ ]_D16 *RAXX/D,SHX/RAXA,4,0U/A,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_D_CX *RAXX/D,SHX/RAXA,4,0U/A,SHF/ALU,DT,DT/JKX,DEF,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_D4K[] *RAXX/D,AMX/RAXA,EMX/RMX,KNX/W2,ALU/4B,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_D-K[] *RAXX/D,AMX/RAXA,EMX/RMX,KNX/W2,ALU/4B,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_D_CFT *RAXX/D,AMX/RAXA,4,0U/A,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_D_CFT2 *RAXX/D,AMX/RAXA,4,0U/A,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_D_CK_X[] *RAXX/D,AMX/RAXA,KNX/W2,EMX/RMX,ALL/OR,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_D_CK_Q *RAXX/D,AMX/RAXA,REMX/D,EMX/RMX,ALL/OR,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_D_SHR1_K[] *RAXX/D,AMX/RAXA,EMX/RMX,KNX/W2,ALU/4B,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_D_SAT[] *RAXX/D,AMX/RAXA,EMX/RMX,KNX/W2,ALU/4B,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_D_SAT_THRU RC[ ]_D_SAT...

RC[ ]_K[] *AMX/RAX,EMX/RMX,ALL/B,SHF/ALL,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_K[]+1 *AMX/RAX,DXT,DT/LOAD,AMX/W2,SFO/RAX,4,0U/A,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_K[]LEFT2 *AMX/RAX,EMX/RMX,ALL/B,SHF/ALL,DT,DT/LOAD,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_K[]RIGHT2 *AMX/RAX,EMX/RMX,ALL/B,SHF/ALL,DT,DT/LOAD,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_K[] *AMX/LA,4,0U/A,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_K[]AND_K[] *ALU/4B,KNX/W2,RC,W1,ALL
RC[ ]_K[]L_CX *AMX/LA,4,0U/A,SHF/ALU,DT,DT/INST,DEF,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_K[]K[] *AMX/LA,EMX/W2,EMX/RAX,4,0U/A,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_L3 *EMX/LA,4,0U/A,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_L3LEFT *EMX/LA,4,0U/A,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_L3 *EMX/LA,4,0U/A,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_NOT_Q *RAXX/D,AMX/RAXA,1/NOTA,RC/W1,ALL
RC[ ]_PACK_PP *EMX/RACKED,FL,ALU,5,SHF/ALL,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_T2 *EMX/LA,4,0U/A,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_Q *RAXX/D,AMX/RAXA,4,0U/A,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_Q_DXT *RAXX/D,AMX/RAXA,DXT,DT/RAX,4,0U/A,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_Q_AND_K[] *RAXX/D,AMX/RAXA,EMX/RMX,KNX/W2,ALU/4B,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_Q_ANDMOT_K[] *RAXX/D,AMX/RAXA,EMX/RMX,KNX/W2,ALU/4B,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_Q1 *ALL/CX,RC[W1],ALU
RC[ ]_Q4K[] *RAXX/D,AMX/RAXA,EMX/RMX,KNX/W2,ALU/4B,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_Q-K[] *RAXX/D,AMX/RAXA,EMX/RMX,KNX/W2,ALL/4B,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_QLEFT *RAXX/D,AMX/RAXA,4,0U/A,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_QLEFT2 *RAXX/D,AMX/RAXA,4,0U/A,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_QLEFT3 *RAXX/D,AMX/RAXA,EMX/RMX,ALL/4B,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_Q+PC *RAXX/D,AMX/RAXA,EMX/RAX,4,0U/A,SHF/ALU,SFO,R/WRITE,RC,SFO,RC/W1
RC[ ]_OIPCN *RAXX/D,AMX/RAXA,EMX/RAX,4,0U/A,SHF/ALU,SFO,R/WRITE,RC,S-D,RC/W1

```



```

SC_Q(Exp)(K)      *RXX/RX,EMX/RYA,ALU/S,SOX/ALU,EXP,SOX/LOAD*
SC_Q<K>[]         *RXX/RX,EMX/RYA,EMX/RMX,OT/OT,ALU/A+B,SMX/PLU,SOX/LOAD*
SC_Q<K>[]         *RXX/RX,EMX/RYA,EMX/RMX,OT/OT,ALU/A-B,SMX/PLU,SOX/LOAD*
SC_Q_OR(K)       *RXX/RX,EMX/RYA,EMX/RMX,OT/OT,ALU/ON,RYA/ALU,SOX/LOAD*
SC_Q_ORX[]       *RXX/RX,EMX/RYA,EMX/RMX,OT/OT,ALU/A,SMX/ALU,SOX/LOAD*
SC_R[]           *SPC/R,LOAD,LAB,SPC,RAS/RI,EMX/PLA,ALU/A,SMX/ALU,SOX/LOAD*
SC_RG[]          *SPC/R,LOAD,LD,SPC,PC/RI,BC/ALU,ALU/B,SMX/ALU,SOX/LOAD*
SC_R[]_AND(K)    *ALL/AND,K/R/LP,SPC,R/LOAD,LAB,SPC,RAS/RI,EMX/RMX,EMX/OT,SMX/ALU,SOX/LOAD*
SC_R[]_TRXP     *RXX/RX,TRX,LAB,SPC,RAS/RI,EMX/PLA,ALU/A,SMX/ALU,EXP,SOX/LOAD*
SC_RG[]_TRXP    *SPC/R,LOAD,LD,SPC,PC/RI,BC/ALU,ALU/A,ALU/B,RYA/ALU,EXP,SOX/LOAD*
SC_S04         *EALU/A+B,SMX/PLU,SOX/LOAD*
SC_STATE_ANDOT_FE *EBA/FE,EALU/ANDOT,RYA,EA,LAB,SOX/LOAD*
SC_STATE_ANDOT_K[] *RXX/RX,EMX/RYA,EALU/ANDOT,SMX/EALU,SOX/LOAD*
SC_S04A        *EMX/FE,EALU/A+B,SMX/EALU,SOX/LOAD*
SC_S04B        *EMX/FE,EALU/A+B,SMX/EALU,SOX/LOAD*
SC_S04K[]      *RXX/RI,EMX/RMX,EALU/A+B,SMX/EALU,SOX/LOAD*
SC_S04K[]      *RXX/RI,EMX/RMX,EALU/A+B,SMX/EALU,SOX/LOAD*
SC_S04R_K[]    *RXX/RI,EMX/RMX,EALU/ON,RYA/EALU,SOX/LOAD*
SC_S04SHF_VAL  *EBA/SHF,VAL,ALU/A+B,EMX/EALU,SOX/LOAD*
SC_S04SHF_VAL  *EBA/SHF,VAL,ALU/B,RYA/EALU,SOX/LOAD*
SC_STATE       *EALU/A,MSO/LOAD,STATE,SMX/EALU,SOX/LOAD*
SC_STATE_ANDOT_K[] *EALU/ANDOT,EMX/RMX,MSO/LOAD,STATE,SMX/EALU,SOX/LOAD,K/R/RI*
SC_STATE_K[]_EIP *LAB/RI[0],EMX/PLA,EMX/RYA,EXP,MSO/LOAD,STATE,EALU/A-E,SMX/EALU,SOX/LOAD*
:SD,... TRMU VAL,...

S3 NOT_S0      *SOX/NOT,S0*
S3_S0         *SOX/SO,FRON,S0*
S3_CASD_0     *SOX/0,FRON,S0*
S3_ALU/S     *SOX/LOAD,S0*
S3_S0        *SOX/S0,FRON,S0*
S3_SR_XOR_PLU&S0_PLU/S  *SOX/S0,SR,ALU*

STATE_K(A)    *RXX/RMX,OT/OT,OT/LONG,EMX/RYA,EXP,EALU/S,MSO/LOAD,STATE*
STATE_&MX,EXP *EBA/EXP,EXP,ALU/B,MSO/LOAD,STATE*
STATE_LD(Exp) *RXX/RX,RYA/RMX,EMX/RYA,EXP,ALU/B,MSO/LOAD,STATE*
STATE_PLU     *EMX/FE,EALU/S,FE/LOAD,STATE*
STATE_R[]     *RXX/RX,EMX/RMX,EALU/B,MSO/LOAD,STATE*
STATE_CTRXP   *RXX/RX,RYA/RMX,OT/OT,RYA/EALU,EMX/EALU,SOX/LOAD,STATE*
STATE_SO_VTA,EMX *MSO/LOAD,STATE,EALU/B,EMX/RMX,EMX/SC*
STATE_STATE-1 *EALU/A+B,MSO/LOAD,STATE*
STATE_STATE-1E *EMX/FE,EALU/ANDOT,RYA/LOAD,STATE*

```



```

VA_L[]      *RXX,WT,BPX/RXX,RL,IB,VAR/LOAD*
VA_LA      *RXX/4,1/3,VAR/LOAD*
VA_LA_AND_LD *RXX/4,BPX/LO,AL,IB,VAR,LDLJ
VA_LA_ANDNT_K[] *RXX/4,200/000,WP/0/1,0/AND001,VAR/LOAD*
VA_LAYD    *RXX/4,BPX/D,000/000,A,11,0-9,VAR/LOAD*
VA_LAYD1   *RXX/4,BPX/D,000/000,ALU/4-8,VAR/LOAD*
VA_LAYD2   *RXX/4,000/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD3   *RXX/4,000/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD4   *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD5   *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD6   *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD7   *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD8   *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD9   *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD10  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD11  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD12  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD13  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD14  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD15  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD16  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD17  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD18  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD19  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD20  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD21  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD22  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD23  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD24  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD25  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD26  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD27  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD28  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD29  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD30  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD31  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD32  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD33  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD34  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD35  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD36  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD37  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD38  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD39  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD40  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD41  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD42  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD43  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD44  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD45  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD46  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD47  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD48  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD49  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD50  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD51  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD52  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD53  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD54  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD55  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD56  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD57  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD58  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD59  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD60  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD61  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD62  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD63  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD64  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD65  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD66  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD67  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD68  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD69  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD70  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD71  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD72  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD73  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD74  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD75  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD76  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD77  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD78  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD79  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD80  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD81  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD82  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD83  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD84  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD85  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD86  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD87  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD88  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD89  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD90  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD91  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD92  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD93  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD94  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD95  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD96  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD97  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD98  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD99  *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*
VA_LAYD100 *RXX/4,BPX/RXX,RXX/01,ALU/4-8,VAR/LOAD*

```

Non-Endian Instructions

```

B_FORK      *L4B,R10/1,0X/0,DIR,IB,000D,PC,PC-N,SUB/SPEC,U/S,FORK*
BYTE       *DY/TYPE*
CACHE_INVALIDATE *MCT/INVALIDATE,VAR/KOP*
CALL       *SUB/Call*
CAL ()     *CAL,U/S/1*
C_FORK     *SUB/SPEC,U/C,FORK*
CHK.DOB.#JDR *T50/CHK.DOB.ADD#*
CHK.FLT.OPR *M50/CHK.FLT.OPR*
CLR.U300   *M00/CLR.U300*
CLR.FPD    *M00/CLR.FPD*
CLR.AB0-1  *J60/CLR.0-1,CEX/ISTR*

```



```

SET,IRK,0E      *SCK/IRK,0/10E*
SET,CC(1HS*)   *CCK/1KST,DEP,DT/1NST,DEP*
SET,CC(L0KR)    *CCK/1KST,DEP,DT/L0KR*
SET,CC(RMR)     *CCK/RMR*
SET,FRD         *MRC/SET,FRD*
SET,H,SHD,2     *CCP,TS* 2
SET,NFST,ERK   *MRC,SET,NFST,ERK*
SET,NAZ        *CCK/NAZ,ALL*
SET,PBL,C(AMX) *CCK/AMXAD*
SET,U          *CCK/SET,U*
START,IB       *IB/S/IB*
STOP,LR        *IB/S/IB*
TEST,YB,ROHK   *MCT/TEST,ROHK,VA/K/NDP*
TEST,YB,WOHK   *MCT/TEST,WOHK,VA/K/NDP*
TRAP,ACC[]     *RCF/TRAP,ACC/MI*
VDR0          *DT/VDR0*
WRITE,DRST     *DR,DRST,DRK/ID,CLS,IS,GEN,PC,POK,SUB/SPEC,WARD*
              *Branch Error & Xtrap Definitions*

ACCEL?        *SEN/ACCEL*
ACD,SYNCF?    *SEN/ACCEL* 1,00/0E*
AC,TCM?       *SEN/CTS-RUP* 1,00/0E*
AL,ORKEJY     *SEN/AL,TEST* 1,00/1E*
ALU?          *SEN/ALU*
ALU,49        *SEN/ALU* 1,00/0E*
ALL,1-0?     *SEN/ALL,0*
SUS,00N?     *SEN/DECTOL* 1,00/2E*
CB?          *SEN/CB*
C,INSOLE,NODE? *SEN/PS,MODE* 1,00/10E*
CO?          *SEN/CO-C* 1,00/0E*
C1,10?       *SEN/CUL*
C2?          *SEN/CO-C* 1,00/0E*
C2-09        *SEN/CO-C* 1,00/0E*
C3?          *SEN/CO-M* 1,00/0E*
C4-09        *SEN/CO,0*
C5?          *SEN/STANS* 1,00/8E*
WTA,TYPE?    *SEN/DA*4,TYPE*
D,EE?        *SEN/D,TYPE* 1,00/0E*
D,EE?        *SEN/D,TYPE* 1,00/0E*
D,EE?        *SEN/D,TYPE* 1,00/0E*

```



```

STATEBY      *B6/STATEB-0      1..4/DT*
STATEB-C0    *B6/STATEB-0
STATEBY      *B6/STATEB-0
STATEBY      *B6/STATEB-4*
STATEBY      *B4/STATEB-4*
STATEBIT7    *STATEB-47
STATEB-47   *B7/STATEB-4*
IB.185T*     *B6/IB.185T*
VCR.130T*    *B6/VCR.130T*  1..15/DT*
AT           *B6/AT.130T*   1..15/DT*
R0HE0       *B7/ROHE0*      1..1/DT*
ALEG_C      *B7/PAH,KAZ/0*
ALEG_LA     *ATX/LA*
ALEG_LAS    *ATX/LA*
ALEG_O      *ATX/PAH*,RANX/O
ALJ_C(K)    *B7/2PRO,EPK/RYS,ALL,B
ALJ_C(DT)   *B7/PAH,KAZ,DT,DT/LONG,B7A/R0K,ALU/A9B-1*
ALJ_C(AND)  *B7A/0,PAH,KAZ,RANX/O,PMY/0B*,ALU/AND
ALJ_C(DR.MASK) *B7A/0,PAH,KAZ,PMY/0B*,ALU/DR
ALJ_C[ ]_S  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_P  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_R  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_L  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_K  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_D  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_E  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_F  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_G  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_H  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_I  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_J  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_K  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_L  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_M  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_N  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_O  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_P  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_Q  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_R  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_S  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_T  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_U  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_V  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_W  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_X  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_Y  *B7A/0,PAH,KAZ,PMY/0,ALU/0*
ALJ_C[ ]_Z  *B7A/0,PAH,KAZ,PMY/0,ALU/0*

```



```

RETRAD[]  *CALL,,/66/81/01*
RETRADS[] R[0A]_R[21],CALL,,/66TRADS*
RETIADS[] R[0A]_R[21],CALL,,/66RTIADS*
SUBTADT *CALL,,/66/81/01*
TRAP_FPA  *OP/00/00.../00/00*
VALD_OX1[] ALL_D.BAT[01],VA_ALU*
VALD_OX1[]+1[] ALL_D.BAT[01]+4[02],VA_ALU*
VAL_R[]+K[] *OP3,RYLOAD,LAB,SPD,RA,7*,HMA/92,UMK/RNK,AVX/LA,01/0A-B,VA_ALU*

```

: BRANCH DEFINITIONS

```

ALL_?? *BPN/ALU/      : NOTE //XXB NECESSARY
ALL_?? *BPN/ALU/
DI-0?  *BPN/00-0/

```

DIAGNOSTIC SUPERVISOR COMMANDS

The diagnostic supervisor provides the major services. First, it allows the operator to control and run the macro-diagnostic programs through a command line interpreter. Second, it provides a program interface or custom services required by all macro-diagnostic programs.

The diagnostic supervisor commands are grouped in three sets:

- Program/text sequence control
- Program flag control
- Debug and utility features

Commands, switches and literal arguments may be abbreviated to the minimum number of characters necessary to retain their unique identity. For example, the LOAD command can be specified by a single 'L', whereas the START command requires a minimum of 'STRT'.

In the symbolic command descriptions which follow, certain special characters are employed which require some explanation. Angle brackets, '<' and '>', are used to enclose symbolic arguments which are satisfied by a numeric expression or character string. Optional arguments are enclosed by square brackets, '[' and ']'. An "or" function is indicated with '|'. Literal arguments such as ALL, OFF and FLAG are capitalized.

PROGRAM/TEXT SEQUENCE CONTROL COMMANDS

These commands enable the operator to select programs and portions of programs and to control the sequence of text execution. Note that the command line argument <file-name> refers to the five letter alphanumeric code which identifies each diagnostic program.

DIAGNOSTIC SUPERVISOR COMMANDS

Load Command

LOAD <File-Spec> [/PHYSICAL: <Address>],

This command causes the specified file to be loaded into main memory. It can be used only when the Diagnostic Supervisor is run in the user mode (or link.) The starting address will be observed, if specified, but is normally omitted. If the address switch is used, it should be given in hexadecimal format.

NOTE

When diagnostic programs are run in the stand alone mode, both the diagnostic program and the diagnostic supervisor must be loaded with commands to the console program.

Start Command

START [/EXEC: <execution base>]-
[/TEST: <?>-<?>[:<?>] [/SUBTFR: <sub>]-
[/PASS: <sub>[:<?>]]

The START command causes the diagnostic supervisor to begin execution of the program in memory. As execution begins, the diagnostic supervisor enters into a dialogue with the operator to determine program specific parameters, such as, which unit is to be tested.

If the START command is given without switches, the program will run in the default section. The supervisor will only those tests which have been selected by the program developer to run in the default section. Default section tests do not require operator intervention.

DIAGNOSTIC SUPERVISOR COMMANDS

The SECTION switch is program specific and not available for use with all programs. When a section is selected, only the tests which it contains will be executed.

The TEST switch is used in two distinctly different ways. If the "first" and "last" arguments are specified, the supervisor sequentially passes control to tests "first" through "last", inclusively. If the "first" argument is combined with the SUBTEST switch, program execution begins at the beginning of the "first" test and terminates at the end of the selected "run". If the SUBTEST switch is used in conjunction with the PASS switch, the operator is provided with a jump on subtest capability.

If the TEST switch is not specified, all tests within the default section of the program are executed. If only the "first" argument is specified with the TEST switch, the "last" argument is assumed by default to be the highest numbered test within the program.

Restart Command

```
RESTART [/SET:<section-name>]-  
  [/TEST:<first>[:<last>]/SUBTEST:<num>] |  
  [/PASS:<count>]
```

The RESTART command is similar to the START command. However, when using RESTART, the operator does not enter into the parameter retrieval dialogue with the program to select the device to be tested. This information must have been set up with a previous execution of the program in the START or JMW command line. The RESTART switches are identical to the START switches.

DIAGNOSTIC SUPERVISOR COMMANDS

Run Command

```
RUN (file-name) [/SEB: <section-name>]
  [/TUN: <first>] [:<last>]
  [/SUBSTR: <num>] [/PASS: <count>]
```

The RUN command is available only when diagnostic programs are run under VMS. RUN is equivalent to a LOAD and START command sequence. The RUN command switches are identical to those in the START command.

Control C

The Control C returns control from a diagnostic program to the diagnostic supervisor. The supervisor then enters a command wait state. The operator may then issue any valid command.

Continue Command

CONTINUE

This command causes program execution to resume at the point at which the program was suspended. This command is used to proceed from a breakpoint, error halt, or Control C situation.

Summary Command

SUMMARY

This command causes the execution of the program's summary report code section which prints statistical reports. Note that this command is generally used only after running a pass of a diagnostic program. However, the summary command can be used at any time, and would be useful, for example, when the Disk Reliability Program is run in the conversation mode.

DIAGNOSTIC SUPERVISOR COMMANDS

Abort Command

ABORT

This command executes the program's cleanup code and returns control to the supervisor which enters a command wait state. At this point, the operator may issue any command except RESTART or CONTINUE.

EXECUTION CONTROL FUNCTIONS

The execution control functions allow the operator to alter the characteristics of the diagnostic program and the diagnostic supervisor. These functions are implemented by flags which reside in the diagnostic supervisor and by event flags which are located within the program. The flags are used to control the printing of error messages; ringing the bell; halting and looping of the program, etc.

Set Flags Command

SET [FLAGS] <arg-list>

This command results in the setting of the execution control flags specified by "arg-list". No other flags are affected. "arg-list" is a string of flag names from the following table, separated by spaces.

HALT Halt on error detection. When the program detects a failure, if this flag is set, the supervisor enters a command wait state after all error messages associated with the failure have been output. The operator may then continue, restart or abort the program. This flag takes precedence over the LOOP flag.

DIAGNOSTIC SUPERVISOR COMMANDS

- LOOP** Loop on error. This flag, when set, causes the program to enter a predetermined loop on a test or subset which detects a failure. Looping will continue until the operator returns to the supervisor by using the Control C command. The operator may then continue, clear the flag and continue, restart, or abort the program.
- HELL** Bell on error. This flag, when set, will cause the supervisor to output a "bell" to the operator whenever the program detects a failure.
- IF1** Inhibit error messages at level 1. When set, this flag suppresses all error messages, except those which are forced by the program or supervisor.
- IF2** Inhibit error messages at level 2. When set, this flag suppresses basic and extended information concerning the failure. Only the header (first three lines) information message is output for each failure.
- IF3** Inhibit error messages at level 3. When set, this flag suppresses extended information concerning the failure. The header and basic information messages are output for each failure.
- IES** Inhibit summary reports. When set, this flag suppresses statistical report messages.

DIAGNOSTIC SUPERVISOR COMMANDS

- QUICK** Quick verify. This flag, when set, indicates to the program that the operator desires a quick verify mode of operation. The interpretation of this flag is program dependent.
- SPOOL** List error messages on line printer. This flag, when set, causes the supervisor to direct all program messages to the line printer. In the VMS environment, the messages are not actually printed but entered in a file on disk.
- TRACE** Report the execution of each test. When set, this flag causes the supervisor to report the execution of each individual test within the program as the supervisor dispatched control to that test.
- LOOK** Look in physical memory. When set, this flag disables the program relocation function. Self-relocating programs are then looked into their current physical memory space.
- OPERATOR** Operator present. When set, this flag indicates to the supervisor that operator interaction is possible. When cleared, supervisor takes appropriate actions to insure that the test session continues without an operator.
- PRINT** Display long directory. When set, this flag indicates to the supervisor that the operator wants to see the limits and defaults for all questions printed by the program.

DIAGNOSTIC SUPERVISOR COMMANDS

ALL All flags in this list.

Clear Flags Command

CLEAR [FLAGS] <arg-list>

This command results in the clearing of the flags specified by "arg-list". No other flags are affected. "arg-list" is a string of flag mnemonics separated by commas. See the SET command for supported arguments.

Set Flags Default Command

SET FLAGS DEFAULT

This command returns all flags to their initial default status. The default flag settings are OPERACE and PROBPY.

Show Flags Command

SHOW FLAGS

This command displays all the execution control flags and their current status. The flags are displayed as two summary lists; one list for those flags which are set, the other for those which are clear.

Set Event Flags Command

SET EVENT [FLAGS] <arg-list>!ALL

This command results in the setting of the event flags specified by "arg-list". No other event flags are affected. "arg-list" is a string of flag numbers in the range of 1-23, separated by

DIAGNOSTIC SUPERVISOR COMMANDS

commands. "ALL" may be specified instead of "arg-list". Note that event flags are program specific and that not all programs employ them.

Clear Event Flags Command

CLEAR EVENT [FLAGS] <arg-list>!!!

This command results in the clearing of the event flags specified by "arg-list". No other event flags are affected. "arg-list" is a string of flag numbers in the range of 1-23, separated by commas. An optional "ALL" may be specified instead of "arg-list".

Show Event Flags Command

SHOW EVENT [FLAGS]

This command causes the diagnostic supervisor to display a list of the event flags that are currently set.

DEBUG AND UTILITY FEATURES

This third set of commands enables the operator to alter diagnostic program code.

Set Base Command

SET BASE <integer-address>

This command loads the address specified into a hardware register. This number is then used as a base to which the address specified in the SET BREAKPOINT, CLEAR BREAKPOINT, EXAMINE, and DEPOSIT commands is added. The SET BASE command is useful when referencing code in the diagnostic program listings. The base should be set to

DIAGNOSTIC SUPERVISOR COMMANDS

the base address (see the program link map) of the program section referenced. Then the program counter (PC) numbers provided in the listings can be used directly in referencing instructions in the program sections.

Note: Virtual address = Physical address (normally) when memory management is turned off.

Set Breakpoint Command

SET BREAKPOINT <address>

This command causes the diagnostic supervisor to assume control when the program reaches the location specified by the breakpoint address. A maximum of 15 breakpoints may be set within a diagnostic program.

Clear Breakpoint Command

CLEAR BREAKPOINT <address>ALL

This command clears previously set breakpoints.

Show Breakpoints Command

SHOW BREAKPOINTS

This command displays all currently defined breakpoints.

Set Default Command

SET DEFAULT <arg-list>

This command results in the setting of default qualifiers for the EXAMINE and DUMP commands. The "arg-list" argument consists of

DIAGNOSTIC SUPERVISOR COMMANDS

a size default qualifier and/or a radix default qualifier, separated by a comma if both are present. If only one default qualifier is specified, the other one is not affected. Size default qualifier options include BYTE, WORD or LONG. Radix default qualifier options include HEXDECIMAL, DECIMAL and OCTAL. Default defaults are YES and LONG.

Examining Command

EXAMINE [/Qualifiers] [Address] [MEM: (number)]

This command causes the diagnostic supervisor to display the contents of memory in the format specified by the qualifiers. The qualifiers are as follows:

- /B address points to a byte
- /W address points to a word
- /L address points to a longword
- /X display contents in hexadecimal radix
- /D display contents in decimal radix
- /O display contents in octal radix
- /A display contents as ASCII bytes

The "address" argument, when specified, is accepted in hexadecimal format, unless some other radix has been set with the DEFAULT command. Optionally, "address" may be specified as decimal or octal by immediately preceding it with "XD" or "XO", respectively. "Address" may also be one of the following: RD=RII, AF, KF, SF, FC, PSL.

DIAGNOSTIC SUPERVISOR COMMANDS

Deposit Command

DEPOSIT [<Qualifiers>] <address> <data>

This command causes the diagnostic supervisor to accept data to be placed in memory at the specified address in the format described by the qualifiers. The qualifiers are as follows.

- /B address points to byte
- /W address points to word
- /L address points to longword
- /X accept data in hexadecimal radix
- /D accept data in decimal radix
- /O accept data in octal
- /I accept data in ASCII bytes

The "address" argument is accepted in hexadecimal format by default, unless some other radix has been set with the SET DEFAULT command. Optionally, "address" may be specified as decimal or octal by immediately preceding it with "\$D" or "\$O", respectively.

SECTION 7
SYSTEM OPERATION

VMS BOOT PROCEDURE

© MICROVAX CORPORATION, PHOENIX, ARIZONA 85024

1. * VLS (VAX LOGICAL SYSTEM) IS LOADED.
 2. * VLS (VAX LOGICAL SYSTEM) IS LOADED AS WELL AS THE VMS.
 3. * VLS (VAX LOGICAL SYSTEM) IS LOADED AS WELL AS THE VMS.
- | STEP | REMARKS |
|------|---|
| 1 | INITIALIZE THE VMS AT VARIOUS POINTS IN THE BOOTING PROCEDURE, INCLUDING THE VMS INITIALIZATION AND THE VMS INITIALIZATION. |
| 2 | INITIALIZE THE VMS AT VARIOUS POINTS IN THE BOOTING PROCEDURE, INCLUDING THE VMS INITIALIZATION AND THE VMS INITIALIZATION. |
| 3 | INITIALIZE THE VMS AT VARIOUS POINTS IN THE BOOTING PROCEDURE, INCLUDING THE VMS INITIALIZATION AND THE VMS INITIALIZATION. |
| 4 | INITIALIZE THE VMS AT VARIOUS POINTS IN THE BOOTING PROCEDURE, INCLUDING THE VMS INITIALIZATION AND THE VMS INITIALIZATION. |
| 5 | INITIALIZE THE VMS AT VARIOUS POINTS IN THE BOOTING PROCEDURE, INCLUDING THE VMS INITIALIZATION AND THE VMS INITIALIZATION. |
| 6 | INITIALIZE THE VMS AT VARIOUS POINTS IN THE BOOTING PROCEDURE, INCLUDING THE VMS INITIALIZATION AND THE VMS INITIALIZATION. |

VMS BOOT PROCEDURE

OPERATOR CONTROL WILL TRANSFER TO THE IMAGE SET OF THE BOOT FILE.

7. REMOVE THE IMAGE. THIS TOOL REMOVES THE IMAGE TO SPACE DURING BOOTSTRAPPING.
8. FILE COPY, CAUSED THE OPERATOR TO SELECT THE NAME OF THE BOOT FILE.
9. FILE COPY PROMPT, CAUSES A FILE INSTANCE TO BE RECALLED FROM THE TABLE TO THE DEVICE. THIS OPTION IS USEFUL FOR BOOTING PROMISES.
10. NO FILE DELETION. A FILE PROMPT THROUGH TO THE BOOTFILE TOOL PREPARES SPECIFIC PROMPT FROM SPINNING DISK/TAPE DEVICES FROM THE TOOL OF AVAILABLE FILES.

REL - RELY ME

REL - RELY ME,

AP - RELY ME

GP - AMOUNTS/2001 BY FIRST ADDRESS AND REPLY ACTION

USAGE AS BOTH SILENT PROMPT AND POINTED TO GOOD KNOWS.

USE OF FILEX TO TRANSFER DIAGNOSTIC FILES

In order to load and run diagnostic programs under the VMS operating system, the operator may have to transfer diagnostic files from the floppy disk to the VMS bank on a system device. Proceed as follows. Any terminal on the system may be used.

1. Insert diskette Z1-E81EB into the floppy disk drive. The 5 position key switch on the control panel can be in either the LOCAL or the LOCAL DISABLE position.

2. Type in the following commands under VMS.

```
^Y ; Control Y to return control to  
; VMS/VMS.  
  
$ ALL DSK1: ; Allocate the floppy disk.  
_DSK1 ALLOCATED  
  
$ MOUNT/FDR DSK1: ; Mount the floppy disk.  
  
$ KCS FILE ; Invoke the FILEX program. FILEX  
; displays the prompt symbol, FILEX.  
  
FILEX/TRANSFER:CODES> ERK/10710  
; Transfer the files from the floppy  
; disk to the system device, where  
; <CODE> is the mnemonic of the  
; program. Transfer each file  
; needed in this manner.
```

USE OF FILEX TO TRANSFER DIAGNOSTIC FILES

```
FLX>/CO/BL:512./RS-DX:ESSM,KKK/RC/IM
                                : transfer the diagnostic
                                : supervisor.
FLX> Y                          : Return control to TIX/VNS.
$ DISM DX:                       : Eject the floppy disk.
$ DEALL DX:                      : Deallocate the floppy disk.
$                                     : TIX/VNS prompt
```

3. Sample console terminal output:

```
$ MCR FLX
FLX> /CO/BL:512./RS-DX:ESSM,KKK/RC/IM
FLX> /RS-DX:ESSM,KKK/RC/IM
FLX> Y
$
```

TERMINAL FUNCTION KEYS

RETURN	(Carriage return.) Transmits the current line to the system for processing. (On some terminals, the RETURN key is labeled CR.) Before a terminal session, initiates login sequence.
Control characters	Define functions to be performed when the CTRL key and another key are pressed simultaneously. All CTRL/X key sequences are shown on the terminal as ^X.
CTRL/C	Bring command entry, suspend command processing. Before a terminal session, initiates login sequence.
CTRL/I	Duplicates the function of the TAB key.
CTRL/J	Advances the current line to the next vertical tab stop.
CTRL/L	Form feed.
CTRL/O	Alternately suppresses and continues display of output to the terminal.
CTRL/Q	Resets terminal output that was suspended by CTRL/O.
CTRL/R	Retypes the current input line and moves the marker positioned at the end of the line.
CTRL/S	Suspends terminal output until CTRL/Q is pressed.
CTRL/U	Cancels the current line and discards it.
CTRL/Y	Interrupts command or program execution and returns control to the command interpreter.
CTRL/Z	Signals end-of-file for data entered from the terminal.
DELETE	Deletes the last character entered at the terminal and backspaces over it. (On some terminals, the DELETE key is labeled RUBOUT.)
ESCAPE	Has special uses in particular commands or programs, but generally performs the same function as RETURN. (On some terminals, the ESCAPE key is labeled ALT/ODES.)
TAB	Moves the printing element of cursor on the terminal to the next tab stop on the terminal. Most terminals have tab stops at every 8 character positions on a line.

COMMANDS FOR TERMINAL COMMUNICATION AND CONTROL

:=	(String assignment.) Defines a local symbol name as a synonym for a DCL command.
::=	(String assignment.) Defines a global symbol name as a synonym for a DCL command.
HELP	Displays information about a command or a command parameter or qualifier on the terminal.
LOGOUT	Terminates communication between a user and the system.
NCR	Pushes a command line to the RSH-114 NCR environment, or places the terminal in NCR command mode.
REQUEST	Displays a message at an operator's terminal.
SET PASSWORD	Changes the password associated with your user name for subsequent logins.
SET TERMINAL	Defines the characteristics of the terminal for the duration of a terminal session.
SHOW DATETIME	Displays the current date and time of day on the terminal.
SHOW SYMBOL	Displays current local or global symbols and the strings or values assigned to them.
SHOW TERMINAL	Displays the current characteristics of the terminal.

COMMANDS FOR FILE MANIPULATION

APPEND	Adds the contents of one or more files to the end of another file.
COPY	Copies one or more files into another file.
CREATE	Creates a file from data entered at the terminal or in the input stream.
CREATE/DIRECTORY	Defines a new directory or subdirectory for cataloging files.
DELETE	Removes a directory entry for a file or files and makes any data in the file(s) inaccessible.
DELETE/ENTRY	Deletes an entry from the print or batch job queue.
DIFFERENCES	Compares the contents of files and produces a report indicating the differences between the two.
DIRECTORY	Displays information about a file or a group of files.
DUMP	Displays the contents of a file in binary format.
EDIT	Begins an interactive editing session to create or modify a file.
PRINT	Queues a copy of a file for printing on the system printer.
PURGE	Deletes all but the most recent version or versions of a specified file or files.
RENAME	Changes the name of a file or a group of files.
SET DEFAULTS	Changes the default directory and/or disk device used to identify files.
SET QUEUES/ENTRY	Changes the attributes or status of an entry in the printer queue.
SET PROTECTION	Changes the protection applied to a file or a group of files, restricting or allowing access to the file by different categories of users.

COMMANDS FOR FILE MANIPULATION

SHOW DEFAULT	Displays the current default directory and disk device.
SHOW PROTECTION	Displays the default protection applied to new files created.
SHOW QUEUE	Displays the names of files queued to the printer and not yet printed, as the names of jobs submitted for batch execution but not yet processed.
SORT	Creates a sorted copy of a file, with records arranged in a particular collating sequence.
SORT/BSX11	Invokes the SORT-11 program to create a sorted copy of a file.
STOP/ABORT	Halts printing of a file that is currently being printed.
TYPE	Displays the contents of a file or files at the terminal.
UNLOCK	Allows access to a file that was not properly closed.

COMMANDS FOR DEVICE HANDLING

ALLOCATE	Reserves a device for use by a single user and, optionally, assigns a logical name to the device.
ASSIGN	Defines a file specification by a device name to be associated with a logical name for subsequent use in commands or programs.
DEALLOCATE	Relinquishes use of a previously allocated device, thus making the device available to other users.
DEASSIGN	Cancels a logical name assignment made with the ALLOCATE, ASSIGN, DEFINE, or MOUNT commands.
DETACH	Releases the connection between a user and a disk or tape volume that is currently mounted on a device.
INITIALIZE	Deletes all existing data, if any, on a mass storage volume and readies the volume for new data.
MOUNT	Makes a disk or tape volume available for the reading and writing of files, and optionally assigns a logical name to the device on which the volume is mounted.
SHOW DEVICES	Displays devices currently in use by the process, or system devices available for use.
SHOW LOGICAL	Displays current logical name assignments for a particular logical name table.
SHOW TRANSLATION	Searches all three logical name tables for a logical name and displays the equivalence name of the first match found.

COMMANDS FOR PROGRAM DEVELOPMENT AND CONTROL

ADDRESS	Defines a file specification to be associated with a specific logical device name used in a program.
BASIC	Invokes the PDP-11 BASIC-PAGE 2/VAX compiler to compile BASIC language source statements.
CANCEL	Halts periodic execution of an image scheduled for execution in a process.
COMPILE/REX11	Invokes the PDP-11 COMPILE-PA/VAX compiler to compile a set of COMOL language source statements.
CONTINUE	Resumes execution of an interrupted command, program, or command procedure.
DEBUG	Invokes the VAX/VMS Symbolic Debugger to begin interactive debugging.
DEFINE	Quotes character strings with logical names. These names can be recognized and translated from within user programs.
DEPOSIT	Replaces the contents of a location in virtual memory with new data or instructions.
EDIT	Invokes an editor to create or modify a source program or data file.
EXAMINE	Displays the contents of a location in virtual memory.
FORTRAN	Invokes the VAX-11 FORTRAN IV-PAGE compiler to compile a set of FORTRAN language source statements.
LIBRARY	Creates or modifies a macro library or a library of object modules.
LINK	Binds one or more object modules into an executable or shareable program image.
LINK/RSX11	Invokes the RSX-11M Link Utilities to link one or more object modules into an executable load image.
MACRO	Invokes the VAX-11 MACRO assembler to assemble a set of MACRO language source statements.

COMMANDS FOR PROGRAM DEVELOPMENT AND CONTROL

ASCRD/ASCR1	Invokes the MCR0-11 assembler to assemble a set of assembler language source statements.
ASCRH	Updates an image file.
BLK (Image)	Places an executable image in execution in the current process.
BLK (Process)	Creates a separate process to execute a specified image.
SHOW LOGICAL	Displays on the terminal the current assignments of logical names and equivalence names made by the ASSIGN, ALLOCATE, DEFINE or MOUNT commands.
SHOW PROCESS	Displays information about the current process, including subprocesses, privileges, quotas, and accounting information.
SHOW STATUS	Displays information about the image currently executing in the process.
SHOW SYSTEM	Displays the current status of all processes in the system.
SHOW TRANSLATION	Displays the result of logical name translation of a specific logical name.
STOP (Image)	Stops execution of a suspended procedure, program, or a subprocess.

COMMANDS FOR COMMAND PROCEDURES AND BATCH JOBS

EXECUTE/EXEC	(Execute Procedure). Executes a command procedure; or places data in a constant file in the input stream.
=	(Arithmetic assignment.) Equates a local symbol name to an arithmetic expression or constant.
==	(Arithmetic assignment.) Equates a global symbol name to an arithmetic expression or constant.
:=	(String assignment.) Equates a local symbol name to any character string.
===	(String assignment.) Equates a global symbol name to any character string.
DECK	Marks the beginning of records to be read in the input data stream for a command. (Required only when data contains filler signs in the first position of any record.)
DELETE/ENTRY	Deletes a job from the batch job queue.
EOF	MARKS the end of an input data stream begun with the DECK command.
END	MARKS the end of a batch job submitted through a system card reader.
EXIT	Terminates a command procedure.
GOTO	Transfers control to another statement in a command procedure.
IF ... THEN	Tests symbolic value or number or program status value and performs stated action based on the result of the test.
INQUIRE	Requests interactive assignment of a variable value for a symbolic name.
JOB	Marks the beginning of a batch job submitted through a system card reader.
ON ... THEN	Defines the action to be taken when a command or program incurs errors of particular severity levels.

COMMANDS FOR COMMAND PROCEDURES AND BATCH JOBS

BACKWARD	Provides a password associated with a job entered through the system card reader.
BEI CHECK	Suppressed command interpreter message checking following command execution.
BEI DISPLAY	Suppresses display of command lines executed in command procedures subsequently executed.
BEI QUIT/EMPTY	Change the attributes of a queued batch job.
BEI VERIFY	Ensures all command lines in command procedures subsequently executed to be displayed at the terminal or printed in the batch job log file.
END	Terminates command procedure processing at any level and returns control to the command interpreter.
SUBMIT	Queues a command procedure to the batch job queue.

UETP OPERATING INSTRUCTION SUMMARY

USER ENVIRONMENT TEST PACKAGE (UETP)

1. Log out from the Field Advice account.
\$ LOGOUT

The system responds:

```
VAX/VMS LOGOUT at 12:43:10 17-JUL-1978
```

2. Log in to the SYSTEM account

```
CR)
```

```
USERNAME: SYSTEM
```

```
PASSWORD: UETP
```

3. Prepare the devices for testing. For each disk drive to be tested (not the system load device), perform the following steps:

Physically mount a scratch disk. Set the drive to RTN, issue the following commands,

```
$ INIT/DATA_CHECK DUA0: TEST1  
$ MOUNT/SYSTEM DUA0: TEST1  
$ CREATE/DIRECTORY DUA0: SYSTEM  
$ CREATE/DIRECTORY DUA0: 1, 7
```

Note

When repeating this set of commands for each disk drive on the system, be sure to specify the device name (wq. DUA0:)

UETP OPERATING INSTRUCTION SUMMARY

For each magnetic tape drive perform the following steps:

Physically mount a well stabilized magnetic tape at least 600 feet long. Press the ONLINE switch.

For each hard copy terminal and line printer, check the paper supply (2 pages full and pass of the UETP).

Press the ONLINE switch. Check the load rates and terminal characteristics (these should still be set according to specifications given in section 4.16, above).

4. Run the entire UEUP by entering the UEUP command procedure and responding to the three prompts, as shown below.

```
U> RUNUP/CONTROL-183707A
```

```
LOAD/MSB UEUP STARTED 68-000-yy 03ms
```

```
ENTER NUMBER OF LOAD TEST COPIES (0): 0
```

```
ENTER NUMBER OF COMPLETE UEUP TEST RUNS (0): 1
```

```
ENTER SCRATCH MAGTAP (S.D. SEC) OR ACCH device-name
```

```
QUB>
```

NOTE

The following table specifies resources to the load test name question, according to memory size.

NETP OPERATING INSTRUCTION SUMMARY

Guidelines for Selecting Number of Load Test Users

Size of Memory	Number of Load Test Users
RE Based Systems	
256K	10
512K	15
512K	20
512K	25
768K	30
896K	35
1 megabyte	40
RE Based Systems	
256K	6
512K	8
512K	12
640K	15
768K	18
896K	21
1 megabyte	25

- Check the operator terminal output for errors. Indication of errors in this output (short file) can be followed up with an examination of the output file specified in the test command (the TESTBACK). In addition, TESTBACKS is a large log file containing a concatenation of individual log files from the following tests:

UETP OPERATING INSTRUCTION SUMMARY

the I/O device tests
the native node utility tests
The system load test
The compatibility tests

5. If it becomes necessary to interrupt or terminate the UETP run, use the following commands, as appropriate:

Control Type

BY ; Control Y interrupted the current UETP test
' ; and temporarily returned control to the
; command language interpreter.

Then

STOP ; terminate execution of the UETP.

or

CONTINUE ; continue the test from the point of
; interruption.

PRINTING THE ERROR LOG FILE

This procedure shows the operator how to create an error log report and how to obtain a copy of it. This procedure does not explain the mechanics of the RUC SVS\$SYSTEM:SVS command.

Procedure:

1. Set the default disk to the system disk and to the default directory [SYSERR] by typing the following commands:

```
$ SET DEFAULT SYS$SYSTEM
$ SET DEFAULT SYS$DIR:[SYSERR]
```

2. Examine the [SYSERR] directory to see what versions of the ERRLOG.SVS file are on disk by typing:

```
$ DIRECTORY ERRLOG.SVS
```

3. Rename the latest version of the ERRLOG.SVS file to ERRLOG.OLD by issuing the command:

```
$ RENAME ERRLOG.SVS ERRLOG.OLD/NEW_VERSION
```

4. Invoke the SVS utility by typing the command:

```
$ RUC SVS$SYSTEM:SVS
```

PRINTING THE ERROR LOG FILE

Example

```
Input file:  input-file-spec
Output file: output-file-spec
Options:    report-option
Device Name: device-name[:]
After:     date time
Before:    date time
```

Command Parameters

input-file-spec

Specifies an error log file created by the `ERRINT` process. By default, `SYE` uses the highest version of the `IBSYSERRIBERRLOG.OLD` which resides on the system disk.

When the user explicitly specifies an input file, `SYE` defaults any omitted fields to the defaults for `PORTMAX` unit 1, that is, the highest version of `SYSDISK:(default-directory)PERR01.DAT`.

output-file-spec

Specifies the file to contain the error log report. By default, `SYE` sends the output on `SYE@OUTPUT`, which is usually the user's terminal.

If the user explicitly specifies an output file, `SYE` defaults any omitted fields to the defaults for `PORTMAX` unit 2, that is, the highest version of `SYE@TSF:(default-directory)PERR02.DAT`.

PRINTING THE ERROR LOG FILE

Report option

One of the following report options:

- R Roll up
- C Cryptic
- B Brief
- S Standard
- U Unknown

By default, SYE uses the Roll up (R) option when none other is specified.

The five report options are explained in the Description section.

device-name:

Instructs SYE to report only errors associated by the specified device type or device unit. By default, SYE reports errors on all devices.

SYE prompts for the device name by typing

```
device name:      [call]      ?
```

By default, errors on all devices are reported (i.e., if only a carriage return is typed, all error types are inspected).

If a device name is specified, then device errors and mount/dismount messages whose device names match are selected for further inspection.

PRINTING THE ERROR LOG FILE

SYS will accept generic device names, allowing the operator to specify that errors be reported for all devices of a particular type (e.g., DD), for devices attached to a particular controller (e.g., DSA1), or for a particular device (e.g., DDAS1).

When you specify a device name to SYS, you may also request that it report one or more special classes of message:

- | | |
|----|---|
| OE | Hardware errors other than device errors, including machine checks, Corrected Read Rate, Read Data Substitutes, SSI alerts, SSI faults and Asynchronous Write errors. |
| ED | Configuration changes, including mount and dismount messages. |
| SY | System information, including System startup, power recovery, crash/restart, system service and network messages, and system and user messages. |

Although file sleep messages are included in the summary totals under system information, they are not included in this option.

Finally, you may also use the device name to deselect one device class or special class by prefixing the name with a minus sign (-).

PRINTING THE ERROR LOG FILE

For example:

```
device name: (null) ? -DMAI
```

means output all errors other than DMAI: results. *BD would mean all errors except system information entries to be reported.

Only one device or special class can be designated at a time.

date time

instructs SYE to report on errors occurring after a specified date and time (AFTER: absolute time) and/or before a specified date and time (BEFORE: absolute time).

By default, SYE reports errors after 17 NOV 1953 and before 31-DEC-9999.

So certain to enter the following file name in response to the input file prompt. Input file:

```
SPRLOG.OLD
```

This is the file created in step 3 of this procedure.

5. Obtain a copy of the error log report by entering the following command:

```
$ PRINT filename
```

PRINTING THE ERROR LOG FILE

Note that this is not necessary if default output is used, because the file would have been listed on the terminal.

The filename is the name of the file entered in response to the output file prompt (output file).

Example:

```
$ SET DEFAULT SYS$SYSTEM
$ SET DEFAULT SYS$DISK:[SYSERR]          $ SHOW DEFAULT
$ DIRECTORY ERRLOG.SYS                   $ DSH: [SYSERR]

DIRECTORY DSH: [SYSERR]
18-JUL-78 15:11

ERRLOG.SYS;1    14.    18-JUL-78    13:48

TOTAL OF 14,718. BLOCKS TO 1. FILE
$ RENAMR ERRLOG.SYS ERRLOG.OLD/NEW_VERSION
$ RUN SYS$SYSTEM:SYS
SYS 31,1-0
  input file: (SYSERR)ERRLOG.OLD  ?<CR>
  _output file: [SYS$OUTPUT]      ERRLOG.CAT
  _options:    [NONE]             2R
  _device name: [<all>]           ?<CR>
  _date date:  [17-NOV-1958]      ?<CR>
                                         17-NOV-1958 00:00:00.00
  _date date:  [31-DEC-9999]      ?<CR>
                                         31 DEC-9999 21:59:59.
```

PRINTING THE ERROR LOG FILE

```
Successful completion
$ PRINT ERRLOG.DAT
```

The SET DEFAULT commands set the operator's default disk and directory to BARRA(SYSTEM); the response to the BARRA DEFAULT command verifies this. The DIRECTORY command lists, on the operator's terminal, all the ERRLOG.SYS files contained in the [SYSTEM] directory; ERRLOG.SYS1 file is the only file shown. The RENAME command renames ERRLOG.SYS to ERRLOG.OLD. The /NEW_VERSION qualifier requests that ERRLOG.OLD be assigned a new version number if a file of this name already exists. The operator then invokes the SYE utility by typing RUN SYE85SYE7FN:SYE. SYE accepts four parameters. The first prompt requests the name of the file to be manipulated by SYE; the response is OLD, which forces the default of ERRLOG.OLD. The second prompt requests the file to contain the error log report; the response is ERRLOG.OLD. The third prompt requests the type of report that SYE generates; the response is the FULL UP (R) report. The fourth prompt requests the devices on which SYE reports errors; the response, (CR) indicates SYE should report errors on all devices. The fifth and sixth prompts request the time range in which errors are recorded; the response (CR) indicates that SYE should report all errors that occur between 00-000-0000 and 23-000-0000. SYE then creates the error log report and notifies the operator at completion. The operator can then issue the PRINT command to obtain a hard copy of this report.

PRINTING THE ERROR LOG FILE

SVK Report types

- * Roll up -- A roll up report is a summary of errors. For each failing device or system component covered in the report, the report totals the number of hardware and software errors. The summary does not include any information about individual errors.
- * Brief -- A brief report includes a descriptive, but brief, entry for each error covered in the report. Each entry describes, at least, the type of error, the device or component that caused the error, the error's sequence number, and when the error was logged.
- * Cryptic -- A cryptic report applies to device and CP hardware errors only. For each error included in the report, the report shows the contents of unaccessed registers every time an error occurred. The register contents are shown without explanation.
- * Standard -- A standard report contains an entry for every error; each entry includes all the information gathered about the error. In addition, each item of information has a corresponding graphical explanation.

A standard report is 60 columns wide, and is therefore suitable for displaying on a terminal.

PRINTING THE ERROR LOG FILE

- * Unknown -- An unknown sized report documents unknown, invalid, and undefined errors. Such records include errors on devices not recognized by SYB. In addition, an error can be classified as unknown when the system information generated to describe the error has been corrupted in some way. This report uses the standard format.

Additional SYB Notes

1. SYB internal errors that are not file open errors are reported via SORTAM error messages. If an error message occurs, consult SYB to verify that the error was not covered by an operator error.
2. A Read data substitution (RDS) is logged twice per error, once as a memory error, and once as a machine check. The machine check information does not contain the memory controller register contents. RDSs are therefore logged as memory errors when the entries in the error log will be consecutive, with the time or area being the same.
3. On memory errors (i.e., CRU, ESI, ALERT, RDS), registers for all memory controllers on the system are listed. The operator must determine which controller is at fault.
4. On a system hangback or crash/restart, with an error message code of "Unexpected Unibus adaptor Interrupt", the general registers (R0-R7), dumped, contain the following information.

PRINTING THE ERROR LOG FILE

R0-UBA Configuration Register
R1-UBA Control Register
R2-UBA Status Register
R3-UBA Diagnostic Control Register
R4-UBA Failed Map Address Register
R5-UBA Failed Column Address Register

1. This register errors may be inputted as table errors.

SECTION 8
CONVERSION TABLES
AND INTEGRATED CIRCUIT DIAGRAMS

HEX ADDER

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
1	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	+0
2	2	3	4	5	6	7	8	9	A	B	C	D	E	F	+0	+1
3	3	4	5	6	7	8	9	A	B	C	D	E	F	+0	+1	+2
4	4	5	6	7	8	9	A	B	C	D	E	F	+0	+1	+2	+3
5	5	6	7	8	9	A	B	C	D	E	F	+0	+1	+2	+3	+4
6	6	7	8	9	A	B	C	D	E	F	+0	+1	+2	+3	+4	+5
7	7	8	9	A	B	C	D	E	F	+0	+1	+2	+3	+4	+5	+6
8	8	9	A	B	C	D	E	F	+0	+1	+2	+3	+4	+5	+6	+7
9	9	A	B	C	D	E	F	+0	+1	+2	+3	+4	+5	+6	+7	+8
A	A	B	C	D	E	F	+0	+1	+2	+3	+4	+5	+6	+7	+8	+9
B	B	C	D	E	F	+0	+1	+2	+3	+4	+5	+6	+7	+8	+9	+A
C	C	D	E	F	+0	+1	+2	+3	+4	+5	+6	+7	+8	+9	+A	+B
D	D	E	F	+0	+1	+2	+3	+4	+5	+6	+7	+8	+9	+A	+B	+C
E	E	F	+0	+1	+2	+3	+4	+5	+6	+7	+8	+9	+A	+B	+C	+D
F	F	+0	+1	+2	+3	+4	+5	+6	+7	+8	+9	+A	+B	+C	+D	+E

HEX SUBTRACTOR

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
1	F	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E
2	E	D	0	1	2	3	4	5	6	7	8	9	A	B	C	D
3	D	C	B	0	1	2	3	4	5	6	7	8	9	A	B	C
4	C	B	A	0	1	2	3	4	5	6	7	8	9	A	B	C
5	B	A	9	8	0	1	2	3	4	5	6	7	8	9	A	B
6	A	9	8	7	6	0	1	2	3	4	5	6	7	8	9	A
7	9	8	7	6	5	4	0	1	2	3	4	5	6	7	8	9
8	8	7	6	5	4	3	2	0	1	2	3	4	5	6	7	8
9	7	6	5	4	3	2	1	0	1	2	3	4	5	6	7	8
A	6	5	4	3	2	1	0	F	E	D	C	B	A	9	8	7
B	5	4	3	2	1	0	F	E	D	C	B	A	9	8	7	6
C	4	3	2	1	0	F	E	D	C	B	A	9	8	7	6	5
D	3	2	1	0	F	E	D	C	B	A	9	8	7	6	5	4
E	2	1	0	F	E	D	C	B	A	9	8	7	6	5	4	3
F	1	0	F	E	D	C	B	A	9	8	7	6	5	4	3	2

HEX/DECIMAL CONVERSION

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
10	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
20	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
30	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
40	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79
50	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95
60	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111
70	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127
80	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143
90	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159
A0	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175
B0	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191
C0	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207
D0	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223
E0	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239
F0	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255

HEX/OCTAL CONVERSION



	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
C	0	1	2	3	4	5	6	7	10	11	12	13	14	15	16	17
D	20	21	22	23	24	25	26	27	30	31	32	33	34	35	36	37
E	40	41	42	43	44	45	46	47	50	51	52	53	54	55	56	57
F	60	61	62	63	64	65	66	67	70	71	72	73	74	75	76	77
0	100	101	102	103	104	105	106	107	110	111	112	113	114	115	116	117
1	120	121	122	123	124	125	126	127	130	131	132	133	134	135	136	137
2	140	141	142	143	144	145	146	147	150	151	152	153	154	155	156	157
3	160	161	162	163	164	165	166	167	170	171	172	173	174	175	176	177
4	180	181	182	183	184	185	186	187	190	191	192	193	194	195	196	197
5	200	201	202	203	204	205	206	207	210	211	212	213	214	215	216	217
6	220	221	222	223	224	225	226	227	230	231	232	233	234	235	236	237
7	240	241	242	243	244	245	246	247	250	251	252	253	254	255	256	257
8	260	261	262	263	264	265	266	267	270	271	272	273	274	275	276	277
9	280	281	282	283	284	285	286	287	290	291	292	293	294	295	296	297
A	300	301	302	303	304	305	306	307	310	311	312	313	314	315	316	317
B	320	321	322	323	324	325	326	327	330	331	332	333	334	335	336	337
C	340	341	342	343	344	345	346	347	350	351	352	353	354	355	356	357
D	360	361	362	363	364	365	366	367	370	371	372	373	374	375	376	377

	0	1	2	3	4	5	6	7	8	9
0	0	1	2	3	4	5	6	7	8	9
10	12	13	14	15	16	17	20	21	22	23
20	24	25	26	27	30	31	32	33	34	35
30	36	37	40	41	42	43	44	45	46	47
40	50	51	52	53	54	55	56	57	60	61
50	62	63	64	65	66	67	70	71	72	73
60	74	75	76	77	100	101	102	103	104	105
70	106	107	110	111	112	113	114	115	116	117
80	120	121	122	123	124	125	126	127	130	131
90	132	133	134	135	136	137	140	141	142	143
100	144	145	146	147	150	151	152	153	154	155
110	156	157	160	161	162	163	164	165	166	167
120	170	171	172	173	174	175	176	177	200	201
130	202	203	204	205	206	207	210	211	212	213
140	214	215	216	217	220	221	222	223	224	225
150	226	227	230	231	232	233	234	235	236	237
160	240	241	242	243	244	245	246	247	250	251
170	252	253	254	255	256	257	260	261	262	263
180	264	265	266	267	270	271	272	273	274	275
190	276	277	300	301	302	303	304	305	306	307
200	310	311	312	313	314	315	316	317	320	321
210	322	323	324	325	326	327	330	331	332	333
220	334	335	336	337	340	341	342	343	344	345
230	346	347	350	351	352	353	354	355	356	357
240	360	361	362	363	364	365	366	367	370	371
250	372	373	374	375	376	377				

HEXADECIMAL/ASCII CONVERSION

HEX Code	ASCII Char	HEX Code	ASCII Char	HEX Code	ASCII Char	HEX Code	ASCII Char
00	NUL	20	SP	40	H	60	\
01	SOF	21	!	41	A	61	a
02	STX	22	"	42	B	62	b
03	ETX	23	#	43	C	63	c
04	EOF	24	\$	44	D	64	d
05	KHQ	25	%	45	E	65	e
06	ACK	26	&	46	F	66	f
07	BEL	27	'	47	G	67	g
08	BS	28	(48	H	68	h
09	HT	29)	49	I	69	i
0A	LF	2A	*	4A	J	6A	j
0B	VT	2B	+	4B	K	6B	k
0C	FF	2C	,	4C	L	6C	l
0D	CR	2D	-	4D	M	6D	m
0E	SI	2E	.	4E	N	6E	n
0F	SY	2F	/	4F	O	6F	o
10	DC1	30	0	50	P	70	p
11	DC1	31	1	51	Q	71	q
12	DC2	32	2	52	R	72	r
13	DC3	33	3	53	S	73	s
14	DC4	34	4	54	T	74	t
15	NAX	35	5	55	U	75	u
16	SNH	36	6	56	V	76	v
17	STB	37	7	57	W	77	w
18	DAM	38	8	58	X	78	x
19	SK	39	9	59	Y	79	y
1A	SUS	3A	:	5A	Z	7A	z
1B	KBC	3B	;	5B	[7B	[
1C	EL	3C	<	5C	\	7C	\
1D	GC	3D	=	5D]	7D]
1E	RF	3E	>	5E	^	7E	^
1F	US	3F	?	5F	_	7F	_

25510 FOUR BIT SHIFTER CHIP WITH TRISTATE OUTPUT




TRUTH TABLE

CLK	ME	S ₃	S ₂	S ₁	S ₀	A ₃	A ₂	A ₁	A ₀	Y ₃	Y ₂	Y ₁	Y ₀
0	X	X	X	X	X	X	X	X	X	X	X	X	X
1	X	X	X	X	X	X	X	X	X	X	X	X	X
1	X	X	X	X	0	X	X	X	X	X	X	X	X
1	X	X	X	0	X	X	X	X	X	X	X	X	X
1	X	X	0	X	X	X	X	X	X	X	X	X	X
1	X	X	0	X	0	X	X	X	X	X	X	X	X
1	X	X	0	0	X	X	X	X	X	X	X	X	X
1	X	X	0	0	0	X	X	X	X	X	X	X	X
1	X	X	0	0	0	0	X	X	X	X	X	X	X
1	X	X	0	0	0	0	0	X	X	X	X	X	X
1	X	X	0	0	0	0	0	0	X	X	X	X	X
1	X	X	0	0	0	0	0	0	0	X	X	X	X
1	X	X	0	0	0	0	0	0	0	0	X	X	X
1	X	X	0	0	0	0	0	0	0	0	0	X	X
1	X	X	0	0	0	0	0	0	0	0	0	0	X
1	X	X	0	0	0	0	0	0	0	0	0	0	0

1 = HIGH 0 = LOW
 X = EITHER
 CLK = CLOCK INPUT
 ME = MASTER ENABLE
 A₃ A₂ A₁ A₀ = 4-BIT DATA INPUTS
 S₃ S₂ S₁ S₀ = 4-BIT SHIFT CONTROL

78S10 BUS TRANSCEIVER CHIP



OUTPUTS		INPUTS	
E	D	\bar{E}	C
L	L	H	L
L	H	L	H
H	X	Y	\bar{Y}

4 = 4 GF

L = LOW

X = DON'T CARE

Y = VOLTAGE OF BUS

(ASSUMES CONTROL BY

ANOTHER BUS TRANSCEIVER)

10-285-10

74LS181 ALU CHIP




TABLE 1
TRUTH TABLE FOR LOGIC FUNCTION

A	B	C	D	FUNCTION	FUNCTION
L	L	L	L	0	0
L	L	L	H	1	1
L	L	H	L	2	2
L	L	H	H	3	3
L	H	L	L	4	4
L	H	L	H	5	5
L	H	H	L	6	6
L	H	H	H	7	7
H	L	L	L	8	8
H	L	L	H	9	9
H	L	H	L	10	10
H	L	H	H	11	11
H	H	L	L	12	12
H	H	L	H	13	13
H	H	H	L	14	14
H	H	H	H	15	15

L = Logic Low
H = Logic High
0 = Logic Zero
1 = Logic One

TABLE 2
TRUTH TABLE FOR LOGIC FUNCTION





A	B	C	D	FUNCTION	FUNCTION
L	L	L	L	16	16
L	L	L	H	17	17
L	L	H	L	18	18
L	L	H	H	19	19
L	H	L	L	20	20
L	H	L	H	21	21
L	H	H	L	22	22
L	H	H	H	23	23
H	L	L	L	24	24
H	L	L	H	25	25
H	L	H	L	26	26
H	L	H	H	27	27
H	H	L	L	28	28
H	H	L	H	29	29
H	H	H	L	30	30
H	H	H	H	31	31

L = Logic Low
H = Logic High
0 = Logic Zero
1 = Logic One

74182 LOOK AHEAD CARRY CHIP

PIN DESIGNATIONS


Designation	Pin No.	Function
G0, G1, G2, G3	3, 1, 14, 8	ACTIVE-LOW CARRY GENERATE INPUTS
F0, F1, F2, F3	4, 2, 15, 6	ACTIVE-LOW CARRY PROPAGATE INPUTS
CIN	18	CARRY INPUT
COU1X, COU1Y, COU1Z	12, 11, 9	CARRY OUTPUTS
GOUT	10	ACTIVE-LOW CARRY GENERATE OUTPUT
POUT	7	ACTIVE-LOW CARRY PROPAGATE OUTPUT
V _{CC}	19	SUPPLY VOLTAGE
GND	2	GROUND



V_{CC} = PIN 19
GND = PIN 02

20-74182

82S22, 82S125 256 BIT BIPOLAR PROM CHIP



THE 82S20 USER OPEN COLLECTOR OUTPUTS.
THE 82S123 USER TRISTATE OUTPUTS.


V_{CC} = (15)

GND = (8)

(N) = DENOTES PIN NUMBERS

IC-02520
2001/09

**95588 84 BIT EDGE TRIGGERED D TYPE REGISTER FILE CHIP
WITH TRISTATE OUTPUTS**



VCC 16
GND 6

TRUTH TABLE

OD	WE	CLK	OS	MODE	OUTPUTS
L	X	X	L	OUTPUT STORE	DATA FROM LAST ADDRESSED LOCATION
X	L	J	X	WRITE DATA	DEPENDENT ON STATE OF OD AND OS
L	X	X	H	READ DATA	DATA STORED IN ADDRESSED LOCATION
H	X	X	L	OUTPUT STORE	HFZ
H	X	X	H	OUTPUT DISABLE	HFZ

100999

DEC 6646 4 BIT TRISTATE BACKPLANE INTERCONNECT TRANSCIVER CHIP






FIGURE 1

93406 1024 BIT ROM CHIP




DC101 ARBITRATOR CHIP, PART 1




DC101A


DC101 ARBITRATOR CHIP, PART 2




DC101 ARBITRATOR CHIP, PART 3




OC003 INTERRUPT CHIP



DC0005 TRANSCIEVER CHIP





NOTES

NOTES

NOTES

NOTES

NOTES

NOTES

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications.

What is your general reaction to this manual? Is your judgment as to complete, accurate, well organized, well written, and is it easy to use? _____

What features are most useful? _____

What items or areas have you found in the manual? _____

Does this manual satisfy the need you think it was intended to satisfy? _____

Does it satisfy your need? _____ Why? _____

Please refer to the current copy of the Technical Department Catalog, which contains information on the remainder of DGEIAC's technical documentation.

Name _____ Street _____
Title _____ City _____
Company _____ State/Country _____
Department _____ Zip _____

Additional copies of this document are available from:

Digital Equipment Corporation,
445 Winter Street,
Northboro, MA 01532
Attention: Communications Services (NR2/M15)
Customer Service Section

Order No. P 511210-0200 _____

Post Office

Do Not Tear - Fold Here and Staple

FIRST CLASS
PERMIT NO. 33
NAYPHALI, MASS

BUSINESS REPLY MAIL
NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

Postage will be paid by:

Digital Equipment Corporation
Technical Documentation Department
Maynard, Massachusetts 01754





digital