

**PDP-11/45 maintenance
reference manual**

pdp11

digital

**PDP-11/45 maintenance
reference manual**

1st Edition, November 1972
2nd Printing, October 1973
3rd Printing, March 1975

Copyright © 1972, 1973, 1975 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DIGC	FDP
FLIP CHIP	FOCAL
DIGITAL	COMPUTER LAB

CONTENTS

	Pages
CP INSTRUCTION SET	1-12
MEMORY MANAGEMENT	13-15
SEMICONDUCTOR MEMORY	16-23
CORE MEMORY	21-25
FLOATING POINT PROCESSOR	26-48
OP CODE DETERMINATION	49
MEMORY MAP AND PROGRAM LOADERS	50-53
ADDRESS MODES	54-56
CONSOLE	57
KD11-A BLOCK DIAGRAM	58-59
MODULE LOCATIONS	60
DEVICE REGISTER ADDRESSES	61
ASCII CODE	62

INSTRUCTION CARD LEGEND


OP Fields	Time
n	Byte(1)/Word(0)
src	Source Field - 6 Bits
dst	Destination Field - 6 Bits
R	Register - 3 Bits
FS	Floating Source - 6 Bits
FD	Floating Destination - 6 Bits
AC	Floating Accumulator - 2 Bits
XXX	Offset - 8 Bits
YY	Offset - 6 Bits
NN	Count - 6 Bits
N	Count - 3 Bits
∧	AND
∨	Inclusive OR
⊕	Exclusive OR
()	Content's of
loc	Location
←	Becomes
↑	Is Popped from Stack
↓	Is Pushed onto Stack
~	Boolean Not

Condition Codes	
*	Conditionally Set
-	Not affected
0	Cleared
1	Set

Add 150 ns if Destination is an odd byte, except where dst = R7 or where dst mode equals 0 and src, where applicable, is 0.

Add 90 ns/memory reference if memory management: KTI1 is in operation.

GENERAL ADDRESSING MODES




**Directly referred bit for source and destination address

***Specifies how selected registers are to be used

****Specifies a general register

Mode	Name	Symbol	Function
0	Register	%R	Register contains operand.
1	Register Deferred	@%R or (R)	Register contains the address of the operand.
2	Auto-increment	(R)+	Register contains the address of the operand. Register contents incremented after reference.
3	Auto-increment Deferred	@X(R)+	Register is first used as a pointer to a word containing the address of the operand, then incremented (always by 2, even for byte instructions).
4	Auto-decrement	(R)-	Register contents decremented before reference. Register contains the address of the operand.
5	Auto-decrement Deferred	@-(R)	Register is decremented (always by 2, even for byte instructions), then used as a pointer to a word containing the address of the operand.
6	Index	±X(R)	Value X (stored in a word following the instruction) is added to (R) to produce the address of the operand. Neither X nor (R) is modified.
7	Index Deferred	@±X(R) or @X(R)	Value X (stored in a word following the instruction) and (R) are added and the sum is used as a pointer to a word containing the address of the operand. Neither X nor (R) is modified.
		(±X is an Index value)	

SPECIAL (PC) ADDRESSING MODES



- *Direct/deferred bit for source and destination address
- **Specifies how selected register is to be used
- ***Specifies register 7 (PC)

Mode	Name	Symbol	Function
2	Immediate	#i	Operand follows instruction.
3	Absolute	#iA	A follows instruction is the address of the operand. (A = absolute address.)
6	Relative	A	A is the address of the operand. (A = Index value following the instruction plus updated PC.)
7	Relative Deferred	@A	A is the address of a word containing the address of the operand. (A = Index value following the instruction plus updated PC.)

BRANCH ADDRESSING

$$\text{OFFSET} = \frac{(\text{effective address}) - (\text{updated PC})}{2}$$

$$\text{EFFECTIVE ADDRESS} = (\text{offset} \times 2) + (\text{updated PC})$$

Branching from location 500


PC	OFFSET
470	373
472	374
474	375
476	376
500	377
502	000
504	001
506	002
510	003

OFFSET — Number of words to branch from updated PC.

EFFECTIVE ADDRESS — The location to branch too.

UPDATED PC — Location of instruction plus two.

CONDITIONAL BRANCHES: OPR loc




The instruction causes a branch to a location defined by the sum of the offset (multiplied by 2) and the current contents of the program counter, if conditions are met.

TIME: Branch 600 ns/No Branch 300 ns


Mnemonic	Instruction/Operation	OP Code
BR	Branch (unconditionally) PC ← loc	0004+XXX
BNE	Branch if Not Equal (zero) PC ← loc if Z=0	0010+XXX
BEQ	Branch if Equal (zero) PC ← loc if Z=1	0014+XXX
BGE	Branch if Greater or Equal (zero) PC ← loc if N=V	0020+XXX
BLT	Branch if Less Than (zero) PC ← loc if N≠V	0024+XXX
BGT	Branch if Greater Than (zero) PC ← loc if Z=0 and N=V	0030+XXX
BLE	Branch if Less than or Equal (zero) PC ← loc if Z=1 or N≠V	0034+XXX
BPL	Branch if Plus PC ← loc if N=0	1000+XXX
BMI	Branch if Minus PC ← loc if N=1	1004+XXX
BHI	Branch if Higher PC ← loc if C=0 and Z=0	1010+XXX
BLOS	Branch if Lower or Same PC ← loc if C=1 or Z=1	1014+XXX
BVC	Branch if overflow Clear PC ← loc if V=0	1020+XXX
BVS	Branch if overflow Set PC ← loc if V=1	1024+XXX
BCC	Branch if Carry Clear PC ← loc if C=0	1030+XXX
BHS	Branch if Higher or Same PC ← loc if C=0	1034+XXX
BCS	Branch if Carry Set PC ← loc if C=1	1038+XXX
BLO	Branch if Lower PC ← loc if C=1	1034+XXX

SINGLE OPERAND INSTRUCTIONS: OPR dst




Mnemonic	Instruction/Operation	OP Code	Condition Code NZVC	Time
CLR(B)	CLear (Byte) $(dst) \leftarrow 0$	0050DD	0100	300 ns
COM(B)	COMplement (Byte) $(dst) \leftarrow \sim(dst)$	0051DD	**01	300 ns
INC(B)	INCrement (Byte) $(dst) \leftarrow (dst) + 1$	0052DD	***	300 ns
DEC(B)	DECrement (Byte) $(dst) \leftarrow (dst) - 1$	0053DD	***	300 ns
NEG(B)	NEGate (Byte) $(dst) \leftarrow \sim(dst) + 1$	0054DD	****	300 ns
ADC(B)	ADD Carry (Byte) $(dst) \leftarrow (dst) + (c)$	0055DD	****	300 ns
SBC(B)	SUBtract Carry (Byte) $(dst) \leftarrow (dst) - (c)$	0056DD	****	300 ns
TS(B)	TeST (Byte) $(dst) \leftarrow (dst)$	0057DD	**010	300 ns
ROR(B)	ROtate Right (Byte) $(dst) \leftarrow (dst) \llcorner$ place right with (c)	0060DD	****	300 ns
ROL(B)	ROtate Left (Byte) $(dst) \leftarrow (dst) \llcorner$ place left with (c)	0051DD	****	300 ns
ASR(B)	ArithmetiC Shift Right (Byte) $(dst) \leftarrow (dst) \gg$ place right	0052DD	****	300 ns
ASL(B)	ArithmetiC Shift Left (Byte) $(dst) \leftarrow (dst) \ll$ place left	0063DD	****	300 ns
SXT	Sign eXtend $(dst) \leftarrow 0$ if N=0 $(dst) \leftarrow -1$ if N=1	0067DD	*0-	300 ns
SWAB	SWAp Bytes $(dst \text{ byte } 0) \leftarrow (dst \text{ byte } 1)$ $(dst \text{ byte } 1) \leftarrow (dst \text{ byte } 0)$	0003DD	**00	300 ns

DOUBLE OPERAND INSTRUCTIONS: OPR src, dst



Mnemonic	Instruction/Operation	OP Code	Condition Code NZVC	Time
MOV(B)	MOVE (Byte) (dst) ← (src)	n1SSDD	**0-	300 ns
CMP(B)	Compare (Byte) (src) + ~ (dst) + 1 (src), (dst) unaffected	n2SSDD	****	300 ns
BIT(B)	BIT Test (Byte) (dst) ∧ (src) (dst), (src) unaffected	n3SSDD	**11-	300 ns
BIC(B)	BIT Clear (Byte) (dst) ← ~(src) ∧ (dst)	n4SSDD	**11-	300 ns
BIS(B)	BIT Set (Byte) (dst) ← (src) ∧ (dst)	n5SSDD	**10	300 ns
ADD	ADD (dst) ← (src) + (dst)	06SSDD	****	300 ns
SUB	SUBtract (dst) ← (dst) + ~(src) + 1	16SSDD	****	300 ns

REGISTER SRC/DST INSTRUCTIONS: OPR src, R



Mnemonic	Instruction/Operation	OP Code	Condition Code NZVC	Time
MUL	Multiply R, RVI ← (R) × (src)	070RSS	**0*	3.3 μs
DIV	DIVide quotient R ↑ (R), (RVI) remainder RVI ↓ (src)	071RSS	****	6.9-7.5 μs
ASH	Arithmetic Shift R ← (R) Arith shifted N places right or left	072RSS	****	750 ns†
ASHC	Arithmetic Shift Combined R, RVI ← (R), (RVI) Arith shifted (two words) N places right or left	073RSS	****	750 ns†
XOR	Exclusive OR (dst) ← R ∨ (src) Note: Syntax format is XOR R, dst	074RDD	**0-	300 ns



SUBROUTINE INSTRUCTIONS

Mnemonic	Instruction/Operation	OP Code	Condition Code NZVC	Time
JSR	Jump to SubRoutine $tmp \leftarrow (dst)$ $(SP) \leftarrow (reg)$ $reg \leftarrow (PC)$ $PC \leftarrow (tmp)$	004RDD	----	1.5 μ s
Format				
RTS	ReTurn from Subroutine $PC \leftarrow (reg)$ $reg \leftarrow (SP) \uparrow$	00020R	----	1.2 μ s
Format				
MARK	MARK $SP \leftarrow (PC) + (2 \times N)$ $PC \leftarrow (RS)$ $RS \leftarrow (SP) \uparrow$	0064NN	----	900 ns
Format				

Note: NN—number of parameters.

PROGRAM CONTROL INSTRUCTIONS

Mnemonic	Instruction/Operation	OP Code	Condition Code NZVC	Time
SPL	Set Priority Level $PSW(7-5) \leftarrow N$	00023N	----	600 ns
Format				
JMP	JUMP $PC \leftarrow dst$	0001DD	----	600 ns
Format				
SOB	Subtract One and Branch $R \leftarrow (R) - 1$ $PC \leftarrow (PC) - (2 \times OFFSET)$ if result $\neq 0$ $PC \leftarrow (PC)$ if result = 0	0Y7RYY	----	750 ns
Format				

Note: Branch back only if R \neq 0

OPERATE INSTRUCTIONS: OPR

Mnemonic	Instruction/Operation	OP Code	Condition Code NZVC	Time
HLLT	HsLT CP ← Halt	000000	----	750 ns
WAIT	WAIT wait for interrupt	000001	----	
RTI	Return from Interrupt PC ← (SP)7 PSW ← (SP)4	000002	****	1.5 μs
BPT	BreakPoint Trap ↓(SP) ← (PSW) ↓(SP) ← (PC) PC ← (loc 14) PSW ← (loc 16)	000003	****	2.25 μs
IOT	I/O Trap ↓(SP) ← (PSW) ↓(SP) ← (PC) PC ← (loc 20) PSW ← (loc 22)	000004	****	2.25 μs
RESET	RESET BUS INIT ← TRUE for 10 ms	000005	----	10 ms
RTT	Return from Trap PC ← (SP)4 PSW ← (SP)4	000006	****	1.5 μs
EMT	EMulator Trap ↓(SP) ← (PSW) ↓(SP) ← (PC) PC ← (loc 30) PSW ← (loc 32)	104000 - 104377	****	2.25 μs
TRAP	TRAP ↓(SP) ← (PSW) ↓(SP) ← (PC) PC ← (loc 34) PSW ← (loc 36)	104400 - 104777	****	2.25 μs


- Notes:
1. HALT issued in SUPERVISOR or USER mode will generate a trap to vector 4.
 2. SPL or RESET issued in SUPERVISOR or USER mode will be a NO OP.
 3. BPT, IOT, EMT and TRAP push old PC and old PSW onto stack of mode you are going to.

PROCESSOR REGISTER ADDRESSES


GENERAL REGISTERS

R0	(000000)	R10	(000010)
R1	(000001)	R11	(000011)
R2	(000002)	R12	(000012)
R3	(000003)	R13	(000013)
R4	(000004)	R14	(000014)
R5	(000005)	R15	(000015)
R6 <small>KERNEL SP</small>	(000006)	R16 <small>SUPER SP</small>	(000016)
R7 <small>PC</small>	(000007)	R17 <small>USER SP</small>	(000017)

(addressable only by console)



MEMORY PARITY CONTROL REGISTER



Addressing

0 - 8K	772100
8K - 16K	772102
16K - 24K	772104
24K - 32K	772106
32K - 40K	772110
40K - 48K	772112
48K - 56K	772114
56K - 64K	772116
64K - 72K	772120
72K - 80K	772122
80K - 88K	772124
88K - 96K	772126
96K - 104K	772130
104K - 112K	772132
112K - 120K	772134
120K - 128K	772136


Bits 11 and 10 are associated with the high-order 4K and low-order 4K of this memory address bank. When set to a 1, they specify odd parity for their respective half banks; when clear, even parity.

When bit 9 is set, the machine will execute a halt if a parity error occurs; when clear, the machine will perform an effective timeout and interrupt through location 4.

When bit 8 is clear, a parity error will cause an interrupt (or halt as specified to bit 9), if it is set, no action will be taken on a parity error.

When the machine is powered up, the status registers have bit 15 cleared to 0, and the remaining bits set to 1: halt, odd parity enable, parity disable, and no error.

INTER-MODE COMMUNICATIONS: OPR dst or OPR src




1-1455


Mnemonic	Instruction/Operation	OP Code	Condition Code NZVC	Time
MFP1	Move From Previous Instruction space (temp) ← (src) ↓(SP) ← (temp)	0065SS	**0-	1.2 μs
MFPD	Move From Previous Data space (temp) ← (src) ↓(SP) ← (temp)	1065SS	**0-	1.2 μs
MTP1	Move To Previous Instruction space (temp) ← (SP)↑ (dst) ← (temp)	0066DD	**0-	900 ns
MTPD	Move To Previous Data space (temp) ← (SP)↑ (dst) ← (temp)	1066DD	**0-	900 ns

KT11-C MEMORY MANAGEMENT STATUS REGISTER

Status Register 0 (SR0)




Status Register 1 (SR1)




Status Register 2 (SR2)




Status Register 3 (SR3)




ACTIVE PAGE REGISTERS



D space



PAGE ADDRESS REGISTER




PAGE DESCRIPTOR REGISTER





ACTIVE PAGE FIELD DISPLACEMENT FIELD



BLOCK NUMBER DISPLACEMENT IN BLOCK





PAGE ADDRESS FIELD



PHYSICAL BLOCK NUMBER


VIRTUAL TO PHYSICAL ADDRESS

Virtual to Physical Address



1-48

Memory Management



MOS Memory Matrix Block Diagram

MOS Memory System Configuration


Memory Capacity Option		Option Type Number			
		MS11-BC	MS11-BD	MS11-BM	MS11-BP
		Module Complement			
With Parity	Without Parity	(1)MS110 (1)H746A (1)H744A	(1)M8110	(1)C401	(1)C401YA
4K		1			1
	4K	1		1	
8K		1			2
	8K	1		2	
12K		1			3
	12K	1		3	
16K		1			4
	16K	1		4	
20K		1	1		5
	20K	1	1	5	
24K		1	1		6
	24K	1	1	6	
28K		1	1		7
	28K	1	1	7	
32K		1	1		8
	32K	1	1	8	

MOS Matrix Selected Address Configuration (4 of 16K)

MAD		REQUIRED JUMPERS		MOS Matrix Memory Address Assignment
14	13	(MAD 14)	(MAD 13)	
0	0	C	A	0-4095
0	1	C	B	4096-8191
1	0	D	A	8192-12,287
1	1	D	B	12,288-16,383

MOS Matrix Control Level Generation and Selected Memory Address Block (1 of 4K)

MAD		CONTROL LEVELS GENERATED		Memory Address Block Selected
02	01	(MAD 02)	(MAD 01)	
0	0	MOSA B	■ MOSA A	0-1023
0	1	MOSA B	■ MOSA C	1024-2047
1	0	MOSA D	■ MOSA A	2048-3071
1	1	MOSA D	■ MOSA C	3072-4095




Bipolar Memory Matrix

Bipolar Memory System Configuration


Memory Capacity Option		Option Type Number		
		MS11-CC	MS11-CM	MS11-CF
		Module Complement		
With Parity	Without Parity	(1)MS110 (2)H744A	(1)MS111	(1)MS111YA
1K		1		1
	1K	1	1	
2K		1		2
	2K	1	2	
3K		1		3
	3K	1	3	
4K		1		4
	4K	1	4	
5K		2		5
	5K	2	5	
6K		2		6
	6K	2	6	
7K		2		7
	7K	2	7	
8K		2		8
	8K	2	8	

Bipolar Matrix Selected Address Configuration (1 of 16K)


MAD				Required Jumpers				Memory Address Assignment
14	13	11	10	(MAD 14)	(MAD 13)	(MAD 11)	(MAD 10)	
0	0	0	0	D	F	H	B	0 to 1023
0	0	0	1	D	F	J	A	1024 to 2047
0	0	1	0	D	F	J	B	2048 to 3071
0	0	1	1	D	F	J	A	3072 to 4095
0	1	0	0	D	E	H	B	4096 to 5119
0	1	0	1	D	E	H	A	5120 to 6143
0	1	1	0	D	E	J	B	6144 to 7167
0	1	1	1	D	E	J	A	7168 to 8191
...	0	0	0	C	F	H	B	8192 to 9215
...	0	0	...	C	F	H	A	9216 to 10239
...	0	1	0	C	F	J	B	10,240 to 11,263
...	0	1	...	C	F	J	A	11,264 to 12,287
...	1	0	0	C	I	H	B	12,288 to 13,311
...	1	0	...	C	E	H	A	13,312 to 14,335
...	1	1	0	C	E	J	B	14,336 to 15,359
...	1	1	...	C	E	J	A	15,360 to 16,383



Fastbus Address Multiplexing (14:11), Required E67 Jumpers



MAD Multiplexing, Required E86 Jumpers




Unibus Address Multiplexing (14:11), Required E78 Jumpers

Fastbus/Unibus Memory Address (Assign and Decode)

Fastbus/Unibus Address Decoder Bits					Memory Address Assignment		M811D Jumpers (ES7) (NOTE 1, NOTE 2)				
17	16	15	14	13	Bipolar	MOS	C	D	E	F	H
0	0	0	0	0	0-4K	0-16K					
0	0	0	0	1	4-8K						X
0	0	0	1	0	8-12K					X	
0	0	0	1	1	12-16K					X	X
0	0	1	0	0	16-20K	16-32K			X		
0	0	1	0	1	20-24K				X		X
0	0	1	1	0	24-28K				X	X	
0	0	1	1	1	28-32K				X	X	X
0	1	0	0	0	32-36K	32-48K		X			
0	1	0	0	1	36-40K			X			X
0	1	0	1	0	40-44K			X		X	
0	1	0	1	1	44-48K			X		X	X
0	1	1	0	0	48-52K	48-64K		X	X		
0	1	1	0	1	52-56K			X	X		X
0	1	1	1	0	56-60K			X	X	X	
0	1	1	1	1	60-64K			X	X	X	X
1	0	0	0	0	64-68K	64-80K	X				
1	0	0	0	1	68-72K		X				X
1	0	0	1	0	72-76K		X			X	
1	0	0	1	1	76-80K		X			X	X
1	0	1	0	0	80-84K	80-96K	X		X		
1	0	1	0	1	84-88K		X		X		X
1	0	1	1	0	88-92K		X		X	X	
1	0	1	1	1	92-96K		X		X	X	X
1	1	0	0	0	96-100K	96-112K	X	X			
1	1	0	0	1	100-104K		X	X			X
1	1	0	1	0	104-108K		X	X		X	
1	1	0	1	1	108-112K		X	X		X	X
1	1	1	0	0	112-116K	112-128K	X	X	X		
1	1	1	0	1	116-120K		X	X	X		X
1	1	1	1	0	120-124K		X	X	X	X	
1	1	1	1	1	124-128K		X	X	X	X	X

- NOTES:
1. "X" denotes jumper to be cut.
 2. Jumpers F and H are left intact for all MOS memory assignments.



Simplified Memory Address Decode (SMCF)


MOS/Bipolar Module Addressing

Fastbus/Unibus Memory Address Bits		Memory Address Assignment		Remove Jumpers	
FB MLX 14:12	FB MUX 13:11	MOS	Bipolar	Fastbus Address Select	Unibus Address Select
0	0	0-4095	0-1023	J	N
0	1	4096-8191	1024-2047	K	P
1	0	8192-12287	2048-3071	L	R
1	1	12288-16383	3072-4095	M	S

MOS/Bipolar Memory Addressing

No. of Memory Modules in Memory ¹	Memory Capacity		Remove Jumpers	
	MOS	Bipolar	Fastbus Address Select	Unibus Address Select
1	4K	1K	J	N
2	8K	2K	JK	NP
3	12K	3K	JKL	NPR
4	16K	4K	JKLM	NPRS



¹Continued from the M2110 Circuit.



MM 11 S, Simplified Block Diagram


Memory Bank (words)	Machine Address (words)	Device Address Jumpers (1)			
		W6 A16 or A11 (2)	W4 A15	W3 A16	W2 A17L
0-8K	00000-03776	In	Jr	In	Jr
8-16K	04000-07776	Out	Jr	In	Jr
16-24K	10000-13776	In	Out	In	Jr
24-32K	14000-17776	Out	Out	Li	Jr
32-40K	20000-23776	In	In	Out	Jr
40-48K	24000-27776	Out	In	Hi-	Jr
48-56K	30000-33776	In	Out	Hi-	Jr
56-64K	34000-37776	Hi-	Out	Li	Jr
64-72K	40000-43776	In	In	Fr	Out
72-80K	44000-47776	Hi-	In	Fr	Out
80-88K	50000-53776	In	Out	Fr	Out
88-96K	54000-57776	Out	Out	Li	Out
96-104K	60000-63776	Li	In	Out	Out
104-112K	64000-67776	Out	In	Hi+	Out
112-120K	70000-73776	Li	Out	Hi-	Out
120-128K	74000-77776	Out	Out	Hi+	Out


- (1) W5 and W10 may be installed and W6 must be removed.
(2) The memory can be accessed as IAS only. Some test subjects can ignore any address 8K bank. When two 8K banks are installed, jumper W1 and W4 may be in the position shown by the device line. If A11 goes to the device selector gate controlled by output W6. One 8K bank must have W5 installed and the other must have W6 removed.
When not interested, jumper W2 and W4 must be in the position shown by the device line. If A11 goes to the device selector gate controlled by output W1.




- Jumper W1 is for test purposes only. It must be installed for normal operation.
Jumper W11 should be removed for normal operation. When installed, the memory accesses to 128K only, regardless of state of control lines C00 and C01.
NOTE:
Jumper W3, W7 and W8 will remain in the factory-installed position.

Device Decoding Guide





Integer Formats




S = Sign

EXP = Exponent in excess 200₁₀ notation

Fraction = 23 or 55 bit fractions in sign and magnitude format.
 Binary point between bits 22 and 23 for F format or between bits 54 and 55 for D format.

Floating-Point Data Formats



Status Register Format

FFR — This bit indicates an error condition of the FPU.

FID (Floating Interrupt Disable) — All interrupts by the FPU are disabled when this bit is on.

FIUV (Floating Interrupt on Undefined Variable) — When this bit is set and a minus 0 is obtained from memory, an interrupt occurs. If the bit is not set, minus 0 can be loaded and stored; however, any arithmetic operation is treated as if it were a positive 0.

FIU (Floating Interrupt on Underflow) — When this bit is set, an underflow condition causes a floating underflow interrupt. The result of the operation causing the interrupt is correct except for the exponent, which is off by 400%. If the FIU bit is not set and underflow occurs, the result is set to zero.

FIV (Floating Interrupt on Overflow) — When this bit is set, floating overflow causes an interrupt. The result of the operation causing the interrupt is correct except for the exponent, which is off by 400%. If the FIV bit is not set, the result of the operation is the same, the only difference is that the interrupt does not occur.

FIC (Floating Interrupt on Integer Conversion Error) — When this bit is set, and the Store Convert Floating to Integer instruction causes FC to be set (indicating a conversion error), an interrupt occurs. When a conversion error occurs, the destination register is cleared and the source register is unchanged. When FIC is reset, the

result of the operation is the same, however, no interrupt occurs.

FD (Double-Precision Mode Bit) — This bit, when set, specifies double-precision format and, when reset, specifies single-precision format.

FI (Long-Precision Integer Mode Bit) — This bit is employed during conversion between integer and floating-point format. If set, double-precision, 2's complement integer format of 32 bits is specified; if reset, single-precision 2's complement integer of 16 bits is specified.

FI (Truncate Bit) — This bit, when set, causes the result of any floating-point operation to be truncated rather than rounded.

FMM (Maintenance Mode Bit) — This bit is used to enable special maintenance logic.

FC, FV, FZ, and FN — These bits are the four floating-point condition codes, which can be loaded in the CPU's C, V, Z, and N condition codes, respectively. This is accomplished by the Copy Floating Condition Codes (CFCC) instruction. To determine how each instruction affects the condition codes, refer to the instruction description in the *PDP-11 Handbook*.

For the Store Convert Floating to Integer instruction (which converts a floating-point number to an integer), the FC bit is set if the resulting integer is too large to be stored in the specified register.

PROCESSING OF FLOATING-POINT EXCEPTIONS


A total of seven possible interrupts can occur. These seven possible interrupt exceptions are encoded in the FPU Exception Code Register (ELC). The interrupt exception codes represent an offset into a dispatch table, which routes the program to the right error handling routine. The dispatch table is a function of the software. The offset for each exception code is shown below followed by a brief description.

FPU Exception Code (Base 8)	Definition
2	Floating Op Code Error - The FPU causes an interrupt for an erroneous op code if the FID bit is not set.
4	Floating Divide by Zero - Division by zero causes an interrupt if the FID bit is not set.
6	Floating Integer Conversion Error
10	Floating Overflow
12	Floating Underflow
14	Floating Unaligned Variable
16	Watchdog Trap

NOTE


The traps for exception codes 6, 10, 12, and 14 can be enabled in the FPU's Program Status Register.

In addition to the ELC register, the FPU contains a 16-bit Floating Exception Address register (FEA), which stores the address of the last floating-point instruction that caused a floating-point exception.



FPU Simplified Block Diagram

FPI1 INSTRUCTION FORMATS



11-0000


The 2-bit AC field (bits 6 and 7) allows selection of scratch pad accumulators 0 through 3 only. If address mode 0 is specified with formats F1 or F2, bits 2 through 0 are used to select the floating-point accumulator. Only accumulators 5 through 0 can be accessed in this manner. If accumulators 6 or 7 are specified, the FPI1 traps if the interrupt is enabled.

The fields of the various instruction formats

Mnemonic	Description
OC	Operation Code — All floating-point instructions are designated by a 4-bit op code of 17_R .
FOC	Floating Operation Code — The number of bits in this field varies with the format and is used to specify the actual floating-point operation.
SRC	Source — A 6-bit source field identical to (6) in a PDP-11 instruction.
DST	Destination — A 6-bit destination field identical to that in a PDP-11 instruction.
FSRC	Floating Source — A 6-bit field used only in format F1. It is identical to SRC, except in mode 0 when it references a floating-point accumulator rather than a CPU general register.
FDST	Floating Destination — A 6-bit field used in formats F1 and F2. It is identical to DST, except in mode 0 when it references a floating point accumulator instead of a CPU general register.
AC	Accumulator — A 2-bit field used only in formats F3 and F4 to specify accumulators 0 through 3.

Instruction Format	Instruction	Mnemonic
F3	ADD	ADD F SRC, AC
	LOAD	ADD F SRC, AC
	SUBTRACT	LD F SRC, AC
	COMPARE	LD F SRC, AC
	MULTIPLY	SUB F SRC, AC
	MODULO	SUB F SRC, AC
	STORE	CMPL AC, F DST
	DIVIDE	CMPL AC, F DST
	LOAD CONVERT	MUL F SRC, AC
	STORE CONVERT	MUL F SRC, AC
F1	CLEAR	MOD F SRC, AC
F2	TEST	MOD F SRC, AC
	ABSOLUTE	ST F AC, F DST
F2	NEGATE	ST F AC, F DST
F3	LOAD EXPONENT	DIV F SRC, AC
	LOAD CONVERT INTEGER TO FLOATING	DIV F SRC, AC
	STORE EXPONENT	DIV F SRC, AC
	STORE CONVERT FLOATING TO INTEGER	DIV F SRC, AC
F1	LOAD FPU'S PROGRAM STATUS	LD EXP SRC, AC
F1	STORE FPU'S PROGRAM STATUS	LD EXP SRC, AC
F1	STORE FPU'S STATUS	LD EXP SRC, AC
F5	COPY FLOATING CONDITION CODES	LD EXP SRC, AC
	SET FLOATING MODE	LD EXP SRC, AC
	SET INTEGER MODE	LD EXP SRC, AC
	LOAD BREAK REGISTER	LD EXP SRC, AC
	LOAD SHIFT COUNTER	LD EXP SRC, AC
	STORE AR REGISTER IN ACC	LD EXP SRC, AC
	MAINTENANCE RIGHT SHIFT	LD EXP SRC, AC
	STORE QR REGISTER IN ACC	LD EXP SRC, AC
	SET DOUBLE MODE	LD EXP SRC, AC
F5	SET LONG INTEGER MODE	LD EXP SRC, AC

**DOUBLE OPERAND INSTRUCTIONS: OPR FSRC, AC
OPR AC, FDST**



Mnemonic	Instruction/Operation	OP Code
MULF FSRC, AC MULD FSRC, AC	<p>Floating Multiply</p> $AC \leftarrow (AC) * (FSRC)$ if $[(AC) * (FSRC)] \geq UPLIM$; else $AC \leftarrow 0$ $FC \leftarrow 0$ $FV \leftarrow 1$ if $(AC) > UPLIM$; else $FV \leftarrow 0$ $FZ \leftarrow 1$ if $(AC) = 0$; else $FZ \leftarrow 0$ $FN \leftarrow 1$ if $(AC) < 0$; else $FN \leftarrow 0$	171000 + AC * 100 + FSRC
MODF FSRC, AC MODD FSRC, AC	<p>Floating Module</p> $AC \vee 1$ - integer part of $[(AC) * (FSRC)]$ $AC \leftarrow$ fractional part of $(AC) * (FSRC) - (AC \vee 1)$ if $[(AC) * (FSRC)] \geq UPLIM$ or $FIU = 1$; else $AC \leftarrow 0$ $FC \leftarrow 0$ $FV \leftarrow 1$ if $(AC) > UPLIM$; else $FV \leftarrow 0$ $FZ \leftarrow 1$ if $(AC) = 0$; else $FZ \leftarrow 0$ $FN \leftarrow 1$ if $(AC) < 0$; else $FN \leftarrow 0$ The product of (AC) and $(FSRC)$ is 48 bits in single-precision floating-point format or 59 bits in double-precision floating-point format. The integer part of the product: $[(AC) * (FSRC)]$ is found and stored in $AC \vee 1$. The fractional part is then obtained and stored in AC . Note that multiplication by 10 can be done with zero error, allowing decimal digits to be stripped off with no loss in precision.	171400 + AC * 100 + FSRC
ADDF FSRC, AC ADD D FSRC, AC	<p>Floating Add</p> $AC \leftarrow (AC) + (FSRC)$ if $[(AC) + (FSRC)] \geq UPLIM$; else $AC \leftarrow 0$ $FC \leftarrow 0$ $FV \leftarrow 1$ if $(AC) > UPLIM$; else $FV \leftarrow 0$ $FZ \leftarrow 1$ if $(AC) = 0$; else $FZ \leftarrow 0$ $FN \leftarrow 1$ if $(AC) < 0$; else $FN \leftarrow 0$	172000 + AC * 100 + FSRC
LDF FSRC, AC LDD FSRC, AC	<p>Floating Load</p> $AC \leftarrow (FSRC)$ $FC \leftarrow 0$ $FV \leftarrow 0$ $FZ \leftarrow 1$ if $(AC) = 0$; else $FZ \leftarrow 0$ $FN \leftarrow 1$ if $(AC) < 0$; else $FN \leftarrow 0$	172400 + AC * 100 + FSRC
SDF FSRC, AC SUBD FSRC, AC	<p>Floating Subtract</p> $AC \leftarrow (AC) - (FSRC)$ if $[(AC) - (FSRC)] \geq UPLIM$; else $AC \leftarrow 0$ $FC \leftarrow 0$ $FV \leftarrow 1$ if $(AC) > UPLIM$; else $FV \leftarrow 0$ $FZ \leftarrow 1$ if $(AC) = 0$; else $FZ \leftarrow 0$ $FN \leftarrow 1$ if $(AC) < 0$; else $FN \leftarrow 0$	173000 + AC * 100 + FSRC


DOUBLE OPERAND INSTRUCTIONS: OPR FSRC, AC (Cont.)
OPR AC, FDST

Mnemonic	Instruction/Operation	OP Code
CMPF FSRC, AC CMPD FSRC, AC	Floating Compare $(FSRC) - (AC)$ $IC \leftarrow 0$ $FV \leftarrow 0$ $FZ \leftarrow 1$ if $(FSRC) - (AC) = 0$; else $FZ \leftarrow 0$ $FN \leftarrow 1$ if $(FSRC) - (AC) < 0$; else $FN \leftarrow 0$	13400 + AC * 100 + FDST
SUF AC, FDST SID AC, FDST	Floating Store $FDST \leftarrow (AC)$ $FC \leftarrow FC$ $FV \leftarrow FV$ $FZ \leftarrow FZ$ $FN \leftarrow FN$	174000 + AC * 100 + FDST
DIVF FSRC, AC DIVD FSRC, AC	Floating Divide $AC \leftarrow (AC)/(FSRC)$ if $[(AC)(FSRC)] > LOLIM$; else $AC \leftarrow 0$ $FC \leftarrow 0$ $FV \leftarrow 1$ if $(AC) > UPLIM$ $FZ \leftarrow 1$ if $(AC) = 0$; else $FZ \leftarrow 0$ $FN \leftarrow 1$ if $(AC) < 0$; else $FN \leftarrow 0$	174400 + AC * 100 + FSRC
STCFD AC, FDST STCDF AC, FDST	Store Convert from Floating to Double or Double to Floating $FDST \leftarrow C_{F,D} \vee D,F (AC)$ $FC \leftarrow 0$ $FV \leftarrow 1$ if $(AC) > UPLIM$; else $FV \leftarrow 0$ $FZ \leftarrow 1$ if $(AC) = 0$; else $FZ \leftarrow 0$ $FN \leftarrow 1$ if $(AC) < 0$; else $FN \leftarrow 0$	176000 + AC * 100 + FDST F,D - single-precision to double-precision floating D,F - double-precision to single-precision floating
LXCFD FSRC, AC LXCFD FSRC, AC	Load Convert Double to Floating or Floating to Double $AC \leftarrow C_{F,D} \vee D,F (FSRC)$ $FC \leftarrow 0$ $FV \leftarrow 1$ if $(AC) > UPLIM$; else $FV \leftarrow 0$ $FZ \leftarrow 1$ if $(AC) = 0$; else $FZ \leftarrow 0$ $FN \leftarrow 1$ if $(AC) < 0$; else $FN \leftarrow 0$ If the current format is single-precision floating-point ($FD = 0$), the source is assumed to be a double-precision number and is converted to single precision. If the floating truncate bit is set the number is truncated; otherwise, it is rounded. If the current format is double-precision ($FD = 1$), the source is assumed to be a single-precision number and is loaded left justified in the AC; the lower half of the AC is cleared.	177400 + AC * 00 + FSRC F,D - single-precision to double-precision floating D,F - double-precision to single-precision floating

DOUBLE OPERAND INSTRUCTIONS: OPR SRC (Cont.)
OPR DST


Mnemonic	Instruction/Operation	OP Code
STCFI AC, DST STCFI AC, DST STCFI AC, DST STCFI AC, DST	<p>Store Convert from Floating to Integer Destination receives converted AC if the resulting integer number can be represented in 16 bits (short integer) or 32 bits (long integer). Otherwise, destination is zeroed and C bit is set.</p> <p>$FV \leftarrow 0$ $FZ \leftarrow 1$ if $(DST) = 0$; else $FZ \leftarrow 0$ $FN \leftarrow 1$ if $(DST) < 0$; else $FN \leftarrow 0$ $C \leftarrow 1C$ $V \leftarrow FV$ $Z \leftarrow FZ$ $N \leftarrow FN$</p> <p>When the conversion is to long integer (32 bits) and address mode 0 or immediate mode is specified, only the most significant 16 bits are stored in the destination register.</p>	<p>175400 + AC * 100 + DST</p> <p>STCFI Single float to single integer STCFI Single float to long integer STCFI Double float to single integer STCFI Double float to long integer</p>
LDEXP SRC, AC	<p>Load Exponent $AC \text{ SIGN} \leftarrow (AC \text{ SIGN})$ $AC \text{ EXP} \leftarrow (SRC) + 200$ $AC \text{ FRACTION} \leftarrow (AC \text{ FRACTION})$ $FC \leftarrow 0$ $FV \leftarrow 1$ if $(AC) > 0$ $FZ \leftarrow 1$ if $(AC) = 0$; else $FZ \leftarrow 0$ $FN \leftarrow 1$ if $(AC) < 0$; else $FN \leftarrow 0$</p>	<p>176400 + AC * 100 + SRC</p>
LDCHI SRC, AC LDCHI SRC, AC LDCLF SRC, AC LDCLD SRC, AC	<p>Load and Convert from Integer to Floating $AC \leftarrow C_{FL,FD} (SRC)$ $FC \leftarrow 0$ $FV \leftarrow 0$ $FZ \leftarrow 1$ if $(AC) = 0$; else $FZ \leftarrow 0$ $FN \leftarrow 1$ if $(AC) < 0$; else $FN \leftarrow 0$</p> <p>$C_{FL,FD}$ specifies conversion from a 2's complement integer with precision I or L to a floating-point number of precision F or D. If integer flip-flop $FI = 0$, a 16-bit integer (I) is specified; if $FI = 1$, a 32-bit integer (L) is specified. If floating point flip-flop $FD = 0$, a 32-bit floating-point number (F) is specified; if $FD = 1$, a 64-bit floating-point number (D) is specified. If a 32-bit integer is specified and addressing mode 0 or immediate mode is used, the 16-bits of the source register are left justified, and the remaining 16-bits are zeroed before the conversion.</p>	<p>177000 + AC * 100 + SRC</p> <p>LDCHI - single integer to single float LDCHI - single integer to double float LDCLF - long integer to single float LDCLD - long integer to double float</p>

OPERATE INSTRUCTIONS: OPR




Mnemonic	Instruction/Operation	OP Code
CFCO	Copy Floating Condition Codes $C \leftarrow FC$ $V \leftarrow FV$ $Z \leftarrow FZ$ $N \leftarrow FN$	170000
SEIF	Set Floating Mode $FD \leftarrow 0$	170001
SEII	Set Integer Mode $FI \leftarrow 0$	170002
LDUB	Load Microbreak Register This instruction is a maintenance instruction in which the content of register R3 is gated into the UB register. When the control ROM address register matches the contents of the UB register, a scope sync is generated. If the FPI1 is in maintenance mode (FMM=1), an interrupt is also generated and the FPU traps to the Ready state. A UB interrupt cannot be generated by the Ready state or by the states that are used to generate the UB interrupt.	170003
LDSC	Load Step Counter This is a maintenance instruction at which the content of register R6 is gated into the step counter, if the FPI1 is in maintenance mode (FMM=1). Whenever the step counter is loaded by an LDSC, normal loading via the microprogram is inhibited until the step counter is incremented to zero. This allows partial quotients and products to be formed for diagnostic purposes. If FMM=0, the LDSC acts as a NOP.	170004
STAO	Store AR in ACO $ACO(54:32) \leftarrow AR(57:35)$ if $FD = 0$ $ACO(54:0) \leftarrow AR(57:0)$ if $FD = 1$	170005
MRS	Maintenance Right Shift $AR \leftarrow AR/2$; $QR \leftarrow QR/2$	170006
STQO	Store QR in ACO $BR \leftarrow QR$, $ACO(54:32) \leftarrow BR(57:35)$ if $FD = 0$ $ACO(54:0) \leftarrow BR(57:0)$ if $FD = 1$	170007
SDID	Set Floating Double Mode $ID \leftarrow 1$	170011
SDIL	Set Long Integer Mode $FI \leftarrow 1$	170012

SINGLE OPERAND INSTRUCTIONS: OPR SRC
OPR DST




Mnemonic	Instruction/Operation	OP Code
LDFPS SRC	Load FP11's Program Status Word FPS ← (SRC)	170100 + SRC
STFPS DST	Store FP11's Program Status Word DST ← (FPS)	170200 + DST
STST DST	Store FP11's Status DST ← (FEA) DST + 2 ← (FEA) if not mode II or the immediate mode	170300 + DST



STATE	OPERATION	STATE	FUNCTION
0	0	0	RIGHT SHIFT OR, OR INCREMENT SC**
0	1	0	OR - D1, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000


**The step counter is set to the value of the number of bits in the number of the instruction after each instruction.

Multiply State Diagram





**The step counter is set to the value of the number of bits in the number of the instruction after each instruction.

State Diagram for Divide




11-493



ALU Function 0-15 ALU-RO ALU-WO	Priority	ALL Sinks Used				Over Flow	Carry In	
		ALU-RO	ALU-WO	ALU-SI	ALU-DI			
0	+	0	0	0	0	1	X	
1	-	0	0	0	0	1	X	
2	AND	0	1	1	0	0	2	OVERFLOW
3	OR	0	0	1	1	1	X	
4	XOR	0	1	0	0	1	X	
5	+	0	0	0	1	1	X	
6	AND NOT	0	1	1	0	1	1	
7	OR NOT	0	0	1	1	1	1	
8	+	1	1	0	1	2	0	OVERFLOW
9	+	1	0	0	1	2	1	
10	+	1	1	1	1	2	1	
11	+	1	1	1	0	2	1	
12	+	1	1	1	1	2	1	
13	+	1	1	1	1	2	1	
14	+	1	1	1	1	2	1	
15	+	1	1	1	1	2	1	OVERFLOW

0: Addition
 1: Subtraction
 2: AND
 3: OR
 4: XOR
 5: AND NOT
 6: OR NOT
 7: AND NOT
 8: AND NOT
 9: AND NOT
 10: AND NOT
 11: AND NOT
 12: AND NOT
 13: AND NOT
 14: AND NOT
 15: AND NOT

6-Bit Branch Bits



If branch condition true,

Trap In Ready

CROM (13)

Selects multiplexers

CROM (12-11)

Selects inputs to multiplexers


CROM (10-08)

The three UBR bits are applied to each of the six multiplexers and uniquely specify one of the inputs to the multiplexer. If UBR bits 2, 1, and 0 are all 1s, the multiplexer output goes to 0, which indicates no modification takes place. For all other combinations, the multiplexer output goes to a 1 if the selected branch condition is true. The UAF bits specify the multiplexer(s) as follows.


UAF1	UAF0	Multiplexers Selected
0	0	0 through 5 if UBR is even (UBR0 on a 0) 3 through 5 if UBR is odd (UBR0 on a 1)
0	1	0 Multiplexer selected
1	0	1 Multiplexer selected
1	1	Both 0 and 1 Multiplexers selected

Multiplexer Branching Conditions

	5	4	3	2	1	0
A	SUB FRAC	FIRD4	FIRD3	FIRD2	FIRD1	FIRD0
B	FIRD7 (1)	FIRD6 (1)	FIRD5 (1)	FIRD4 (1)	ARSR (0)	SD (1)
C	RNG2	RNG1	RNG0	0	BRZ (1)	RR (0)
D	0	0	0	TIU (1)	IL (0)	Immediate
E	0	0	0	DT (1)	~(CFA FIC)	FD (0)
F	FIRD6	FIRD5	0	~CONVSP	~(CVA FIV)	MO
G	0	0	FIRCR (0)	ARSR (0)	ARSR (0)	BZ (1)
H	0	0	0	0	0	0



The branching conditions are designated as follows



FRL	Fraction Data Path Low Order	M8115-0-01
FRH	Fraction Data Path High Order	M8114-0-01
FRM	FP ROM and ROM Control	M8113-0-01
FXP	Floating-Point Exponent Data Path	M8113-0-01

The FRL group of prints contains the following logic:

1. lower half of FALU
2. lower half of AR
3. lower half of BR
4. lower half of QR
5. floating-point status
6. ACMX
7. scratch pad (A17-0)
8. BMX

The FRH group of prints contains the following logic:


1. upper half of FALU
2. upper half of AR
3. upper half of BR
4. upper half of QR
5. clock logic, times states, time pulses
6. sign of source (SS) and sign of destination (SD) logic
7. fractional control logic

The FRM group of prints contains the following logic:

1. control ROM
2. control ROM address register
3. Scratch pad addressing logic
4. ROM multiplexers
5. ROM data buffer
6. interface logic

The FXP group of prints contains the following logic:

1. EALU
2. EMX
3. Step counter
4. FIR
5. BA register
6. BD register
7. U break register
8. DIMX
9. BRanching Logic
10. Range ROM
11. FRILL:
 1. MRI and MRO register
 2. MUL ARITH flip-flop
 3. Pause logic
 4. STRG 1 flip-flop
 5. AR control
 6. QR control
 7. MUL SUB flip-flop
 8. AR clock logic
 9. QR clock logic
 10. Sign bit



DATA PATH DEFINITION


ACMX0 (31) ← ~HN; ACMX0 (30) ← BZ; ACMX0 (29:16) ← 37777; ACMX0 (15:0) ← FFS
 ACMX1 (31:16) ← EALU (15:00); ACMX1 (15:00) ← EALU (15:00)
 ACMX2 (31) ← ~SD; ACMX2 (30:23) ← EALU (07:00); ACMX2 (22:00) ← FALU (57:35)
 ACMX3 (31:00) ← FALU (34:03)

BMX0 (15:00) ← EALU (15:00)
 BMX1 (15:00) ← AC₇ [3] (15:00) or AC₇ [1] (15:00)
 BMX2 (15:00) ← AC₇ [2] (15:00) or AC₇ [0] (15:00)
 BMX3 (15:08) ← 0; BMX3 (07:00) ← AC₇ [3:2] (30:23) or AC₇ [01:0] (30:23)


FMX0 (15:00) ← BA (15:00)
 FMX1 (15:00) ← DIMX (15:00)
 FMX2 (15:00) ← CNST (15:00)
 FMX3 (15:00) ← 0; FMX3 (05:00) ← SC (05:00)

FMX0 (07) ← BR (35); FMX0 (01) ← BR (19); FMX0 (00) ← BR (8)
 FMX1 (02) ← AR (34); FMX1 (01) ← 1; FMX0 (00) ← AR (02)

LDQ1 = QR (59) ← 0; QR (58) ← 1 if AC₇ [3:2] (30:23) ≠ 0 else QR (58) ← 0
 QR (57:35) ← AC₇ [3:2] (22:0)
 LDQ0 = QR (34:3) ← AC₇ [1:0] (31:0); QR (2:0) ← 0




CP/EPP Interflow Mode 2 (sheet 1 of 2)




11-1000 2

CP/FPP Interflow Mode 2 (sheet 2 of 2)



11-1492


PDP-11 Typical Core Memory Storage Map



Bootstrap Loader, Flow Chart


Bootstrap Loader Coding

Function	Octal	Symbolic
171	016701	MOV 1736, R1
172	20	
173	017000	MOV 1737, R2
174	1352	
175	00211	INL R1
176	15711	TRD ()
177	00370	RPL 1
178	11602	JUMP 211, 170011
179	0	
180	7100	
181	045001	INL R2
182	177136	
183	001000	HL R2
184	177100	(TK)
185	017000	TRD
186	40	
187	40	
188	40	
189	40	
190	40	
191	40	
192	40	
193	40	
194	40	
195	40	
196	40	
197	40	
198	40	
199	40	
200	40	
201	40	
202	40	
203	40	
204	40	
205	40	
206	40	
207	40	
208	40	
209	40	
210	40	
211	40	
212	40	
213	40	
214	40	
215	40	
216	40	
217	40	
218	40	
219	40	
220	40	
221	40	
222	40	
223	40	
224	40	
225	40	
226	40	
227	40	
228	40	
229	40	
230	40	
231	40	
232	40	
233	40	
234	40	
235	40	
236	40	
237	40	
238	40	
239	40	
240	40	
241	40	
242	40	
243	40	
244	40	
245	40	
246	40	
247	40	
248	40	
249	40	
250	40	
251	40	
252	40	
253	40	
254	40	
255	40	



TK - 177560 Low-Speed Reader
 PK - 177550 High-Speed Reader

*Starting address of the Bootstrap Loader
 **Starting address of the Maintenance Loader




11-1241

Absolute Loader Tape Format


ADDRESSING MODES

NOTES


MODE 0 OPB %R




MODE 1 OPB (R)



MODE 2 OPB (R)+




MODE 3 OPB (R)(H)




NOTE
R equals a number between 0 and 7.

00-12-41



PC REGISTER ADDRESSING




NOTE:


The mode specified overrides the format the requires in the PC Register.

500/ILL
502/INT
504/MO
505/HAL


Program counter has address 500 and next operand has been offered to PC



PDP-11/45 Operator's Console



KB11-A Central Processor Data Paths Block Diagram



Module Layout

DEVICE REGISTER ADDRESSES

Device	CSR	DBR	Vector
Teletype Keyboard	777560	777562	60 BR4
Teletype Printer	777564	777566	64 BR4
Reader (PC11)	777550	777552	70 BR4
Punch (PC11)	777554	777556	74 BR4
Line Clock (KW11-L)	777516	-	100 BR6
Line Printer (LP11)	777514	777516	200 BR1
DECtaps (TC11/TU56)	777340	777350	214 BR5
Count	777342		
Word Count	777344		
Current Address	777346		
DECdisc (RC11/RS64)	777444	777456	210 BR5
Look Ahead	777440		
Disk Address	777442		
Word Count	777450		
Current Address	777452		
Maintenance	777454		
DECdisk (RP11/RS11)	777460	777472	204 BR5
Word Count	777462		
Current Address	777464		
Disk Address	777466		
Disk Address Extended	777470		
Maintenance	777476		
DEC Disk Pack (RP11/RS03)	776714	-	254 BR5
Word Count	776716		
Current Address	776720		
Disk Cylinder Address	776722		
Disk Address	776724		
Device Status	776710		
Error Register	776712		
Maintenance Registers	776726		
	776730		
	776732		
Card Reader (CR11/CM11)	777160	777162 777164	
Magnetic Tape (TM11/TT10)	772522	772530	
Byte Count	772524		
Current Address	772526		
Status	772520		
Device Interface (DR11)	772414	772416	
Word Count	772410		
Current Address	772412		

ASCII 7-Bit Octal Code	Char	ASCII 7-Bit Octal Code	Char.	ASCII 7-Bit Octal Code	Char.	ASCII 7-Bit Octal Code	Char.
000	NDI	040	SP	100	@	140	'
001	SOH	041	!	101	A	141	a
002	STX	042	-	102	B	142	b
003	ETX	043	#	103	C	143	c
004	LOT	044	\$	104	D	144	d
005	ENO	045	%	105	E	145	e
006	ACK	046	&	106	F	146	f
007	BEL	047	'	107	G	147	g
010	BS	050	(110	H	150	h
011	HT	051)	111	I	151	i
012	LF	052	.	112	J	152	j
013	VT	053	!	113	K	153	k
014	FF	054	,	114	L	154	l
015	CR	055	-	115	M	155	m
016	SO	056	.	116	N	156	n
017	SI	057	/	117	O	157	o
020	DLE	060	0	120	P	160	p
021	DC1	061	1	121	Q	161	q
022	DC2	062	2	122	R	162	r
023	DC3	063	3	123	S	163	s
024	DC4	064	4	124	T	164	t
025	NAK	065	5	125	U	165	u
026	SYN	066	6	126	V	166	v
027	LTB	067	7	127	W	167	w
030	CAN	070	8	130	X	170	x
031	EM	071	9	131	Y	171	y
032	STB	072	:	132	Z	172	z
033	ESC	073	;	133	[173	(
034	PS	074	<	134	\	174	
035	GS	075	=	135]	175)
036	RS	076	>	136	↑	176	~
037	CS	077	?	137	←	177	DEL

digital

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS 01754