

DICK WILLS. BTM

EK-OTU77-PS-002

TU77 Subsystem

Pocket Service Guide

digital

RECEIVED
JAN 20 1964
U.S. DEPARTMENT OF
COMMERCE
WASHINGTON, D.C.
20540

TU77 Subsystem

Pocket Service Guide

Issued by
GRANADA COMPUTER SERVICES
(UK) LIMITED
Training Department
FOR REFERENCE ONLY
NOT MAINTAINED

1st Edition, July 1983

2nd Edition, December 1983

Copyright © 1983 by Digital Equipment Corporation.
All Rights Reserved.
Printed in U.S.A.

The reproduction of this material, in part or whole, is strictly prohibited. For copy information, contact the Educational Services Department, Digital Equipment Corporation, Maynard, Massachusetts 01754.

The information in this document is subject to change without notice. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts.

digital

DEC

DECmate

DECnet

DECSYSTEM-20

DECUS

DECwriter

DIGITAL

LA

MASSBUS

PDP

P/OS

Professional

Rainbow

RSTS

RSX

UNIBUS

VAX

VMS

VT

Work Processor

CONTENTS

1 INTRODUCTION

1.1	Overview	1
1.2	Controls and Indicators	2
1.2.1	Operator Control Panel	2
1.2.2	Maintenance Switch and Indicator Functions	5
1.3	Related Documents	6

2 TROUBLESHOOTING

2.1	General	8
2.2	TM03/TU77 Diagnostics	8
2.2.1	Control Logic Test 1	8
2.2.2	Control Logic Test 2	8
2.2.3	Basic Function Test	8
2.2.4	Drive Function Timer	10
2.2.5	Data Reliability	10
2.3	M8940 MTA Status Indicators	13
2.4	Load Faults	16
2.5	Load Fault Flow Diagrams	17
2.6	Pneumatic System Troubleshooting	26

3 CHECKS AND ADJUSTMENTS

3.1	General	27
3.2	Power Distribution	27
3.3	Base Assembly Interconnect Adjustments	29
3.3.1	EOT/BOT Adjustment	32
3.3.2	Tape-In-Path Sensor (Interconnect F Only) Adjustment	32
3.3.3	Pack Sense Assembly (Low Tape Sensor) Adjustment	33
3.4	Vacuum and Air Pressure Adjustments	33
3.4.1	System Vacuum Adjustment	33
3.4.2	Take-up Reel Vacuum Adjustment	35
3.4.3	Air Bearing Pressure Adjustment	36

3.4.4	Thread Block and Cartridge Pressure Adjustment	37
3.5	Capstan Servo Adjustments	39
3.5.1	Capstan Speed Adjustment	39
3.5.2	Start/Stop Ramps (Forward) Adjustment	39
3.6	Reel Servo Adjustments	43
3.6.1	Reel Servo Offset Adjustment	43
3.6.2	Supply Reel Load Speed Adjustment	43
3.6.3	Take-up Reel Load Speed Adjustment ...	44
3.6.4	Tape Loop Position Adjustment	45
3.7	Read and Write Adjustments	51
3.7.1	NRZI Threshold Adjustment	51
3.7.2	NRZI Gain Adjustment	51
3.7.3	NRZI Read/Write Skew Adjustment	53
3.7.4	PE Read Threshold(Low) Adjustment	57
3.8	Interconnect D1 PCBA	58

4 TM03 REGISTERS

4.1	General	59
4.2	Quick Reference	59
4.3	Detailed Description	64
4.3.1	Control Register (CS1)	64
4.3.2	Status Register (DS)	66
4.3.3	Error Register (ER)	68
4.3.4	Maintenance Register (MR)	72
4.3.5	Attention Summary Register (AS)	73
4.3.6	Frame Count Register (FC)	74
4.3.7	Drive Type Register (DT)	74
4.3.8	Check Character Register (CK)	76
4.3.9	Serial Number Register (SN)	76
4.3.10	Tape Control Register (TC)	76

5 DATA FORMATS

5.1	General	78
5.2	MASSBUS/TM03 Transfers	78
5.3	TM03/Tape Frame Packing and Unpacking	79
5.3.1	Frame Packing	79
5.3.2	Frame Unpacking	79
5.3.3	Packing/Unpacking Formats	79

FIGURES

1-1	Basic System Configuration	1
1-2	TU77 Control Panel	2
1-3	Maintenance Controls and Indicators	5
2-1	M8940 MTA Switches and Test Points	14
2-2	Load Fault 0 Flow Diagram	17
2-3	Load Fault 1 Flow Diagram	19
2-4	Load Fault 2 Flow Diagram	20
2-5	Load Fault 3 Flow Diagram	21
2-6	Load Fault 4 Flow Diagram	22
2-7	Load Fault 5 Flow Diagram	24
2-8	Load Fault 6 Flow Diagram	25
2-9	Pneumatic Troubleshooting Flow Diagram ...	26
3-1	Capstan/Regulator PCBA Adjustments and Test Points	28
3-2	Interconnect F PCBA Adjustments and Test Points	30
3-3	Interconnect F1 PCBA Adjustments and Test Points	30
3-4	Valve Orientation on Base Assembly (Rear View)	34
3-5	Control M2 PCBA Adjustments and Test Points	34
3-6	Vacuum Valve and Pressure Valve	35
3-7	Reel Servo PCBA Adjustments and Test Points	36
3-8	Data L PCBA Adjustments and Test Points ...	40
3-9	Forward Start Ramp	41
3-10	Forward Stop Ramp (Correct Waveform)	41
3-11	Forward Stop Ramp (Incorrect Waveform Showing Overshoot)	41
3-12	Reverse Stop Ramp	42
3-13	Buffer Column Park Zone (Take-up Column Shown)	46
3-14	Base Assembly, Front Components	47
3-15	Loop Travel Limits	50
3-16	9TK Preamplifier PCBA Adjustments and Test Points	52
3-17	Location of NRZI Read Skew Azimuth Adjustment	54
3-18	IRDS Delay Character Gate	55
3-19	Write/Deskew PCBA Adjustments and Test Points	56
3-20	Interconnect D1 PCBA (Front View)	58
4-1	TM03 Register Contents	60

TABLES


1-1	TU77 Operator Panel Controls	3
1-2	TU77 Operator Panel Indicators	4
1-3	M8940 MTA Indicators	5
1-4	M8940 MTA Switches	6
1-5	Control and Reel Servo Switches	6
1-6	Related Documents	7
2-1	TM03/TU77 Diagnostics	9
2-2	M8940 MTA Test Points	15
2-3	M8940 MTA Indicators	15
2-4	M8940 MTA Switches	15
2-5	Load Fault Areas	16
3-1	TU77 Power Supply Voltage Readings	27
3-2	NRZI Channel Test Points and Adjustments	52
3-3	PE Channel Test Points and Adjustments	57
4-1	TM03 Registers	62
4-2	Control Register Command Function	64
4-3	Status Register Bit Positions	66
4-4	Error Register Bit Indicators	68
4-5	Maintenance Register Bit Positions	72
4-6	Effects of Writing into Attention Summary Bit Position	73
4-7	Type and Status of Selected Formatter and Transport	75
4-8	Drive Type Register Bit Positions	75
4-9	Tape Control Register Bit Positions	76
5-1	PDP-10 MASSBUS Word Format	79
5-2	PDP-11 MASSBUS Word Format	79
5-3	PDP-10 Compatibility Mode – Format Code 0011	80
5-4	PDP-10 Core Dump Mode – Format Code 0000	80
5-5	PDP-11 Normal Mode – Format Code 1100	81
5-6	PDP-11 Core Dump Mode – Format Code 1101	81

1 INTRODUCTION

1.1 OVERVIEW

The TU77 is a magnetic tape transport that records and reads data in 9-track, non-return-to-zero (NRZI) or phase-encoded (PE) format. Bit density is 800 bits/in for the NRZI format and 1600 bits/in for the PE format. The transport can read data in either forward or reverse direction. The read/write tape speed for both directions is 125 in/s. The nominal rewind time for a 731.5 m (2400 ft) reel is 65 s.

The TU77 interfaces with the system processor via the MASSBUS, a MASSBUS controller, and a TM03 tape formatter. Up to four TU77s can be driven from one TM03. Figure 1-1 shows the basic system configuration for a TU77. The TM03 and its power supply (H740-DA) are housed in the TU77 cabinet (H9602-KA corporate cabinet). A TU77 containing a TM03 is a *master unit*. A TU77 without the TM03 is a *slave unit*.



- * 1. PDP-11 & rh RH11
- 2. DECsystem 20 (KL10 & RH20)
- 3. VAX SYSTEMS

MA-2651


Figure 1-1 Basic System Configuration

1.2 CONTROLS AND INDICATORS

Two groups of controls and indicators are in the TU77 cabinet. One group is the operator control panel; the other is the TU77 maintenance controls and indicators.

1.2.1 Operator Control Panel

All operator controls and indicators on the TU77 control panel are shown in Figure 1-2. Table 1-1 lists each control and its function. Table 1-2 lists each indicator and its function.



NOTE:
SLAVE SELECT SWITCH NOT LABELED ON
PANEL.

MA 2662

Figure 1-2 TU77 Control Panel

Table 1-1 TU77 Operator Panel Controls

Control	Function
Slave select switch (unlabeled)	Selects address(slave 0 to 3) of tape transport. Each slave displays a unique number.
LOAD/REW	Pressing and releasing LOAD/REW initiates one of three sequences. <ol style="list-style-type: none"> 1. With no tape in path, it starts a load sequence. 2. With tape in path but not tensioned, it starts a midreel load sequence. In a midreel load sequence, tape loads and runs in reverse to beginning-of-tape (BOT). 3. With tape in path and tensioned and transport off-line, tape rewinds to BOT. If tape is already at BOT or if transport is on-line, no action occurs.
ON LINE	Pressing and releasing ON LINE changes transport from off-line to on-line. Pressing and releasing it again changes transport from on-line to off-line.
UNLOAD	If TU77 is off-line, pressing and releasing UNLOAD causes tape to rewind and unload. If tape is already at BOT, it will unload. If TU77 is on-line, UNLOAD has no effect.
RESET	Pressing and releasing RESET terminates all off-line functions and clears a load fault.
BACKWRAP DEFEAT	AUTO (automatic) position allows a back-wrap and retry for 10-1/2 in. reel, with or without a cartridge. MAN (manual) position inhibits a backwrap and retry for 10-1/2 in. reel, without a cartridge and small reels.

Table 1-2 TU77 Operator Panel Indicators

Indicator	Function
power	Indicates presence of dc and secondary ac power.
bot	Indicates tape is at BOT.
on-line	Indicates TU77 is on-line. Transport reverts to off-line mode if any of the following events occur. <ol style="list-style-type: none"> 1. ON LINE button is pressed. 2. An external rewind unload command is received. 3. Vacuum column interlock is broken. 4. AC power is lost. 5. RESET button is pressed.
file protect	Indicates that a reel of tape without a write-enable ring has been loaded onto the transport.
load fault	Indicator flashes when a load fault occurs. For example, it happens <ol style="list-style-type: none"> 1. when an autoload sequence fails to load a tape from a 267 mm (10-1/2 in) reel after two attempts. 2. when an load sequence fails to load tape from a 216 or 178 mm (8-1/2 or 7 in) reel after only one attempt. 3. when a load sequence fails to load tape from a 267 mm (10-1/2 in) reel upon manual load after only one attempt.
800	Indicates transport is set to read or write at 800 bits/in (NRZI mode).
1600	Indicates transport is set to read or write at 1600 bits/in (PE mode).

1.2.2 Maintenance Switch and Indicator Functions

Three printed circuit board assemblies (PCBAs) in the card cage behind the base assembly contain all switches and indicators for maintenance. Figure 1-3 shows where these switches and indicators (light emitting diodes or LEDs) are located. Table 1-3 lists each indicator function on the M8940 MTA PCBA. Table 1-4 lists each switch function on the M8940 MTA PCBA. Table 1-5 lists the functions of both S1 switches, S1/S2 on the control PCBA and S1 on the reel servo PCBA.




Figure 1-3 Maintenance Controls and Indicators

Table 1-3 M8940 MTA Indicators

D Number	Function
D1	Test mode
D2	+5 V on
D3	Unit select

Table 1-4 M8940 MTA Switches

Switch	Function	
	Left	Right
S1	1600 FCI*	3200 FCI*
S2	Start/stop	Run continuous
S3	NRZI	PE
S4	Normal	Test
S5	Forward	Reverse
S6	Run	Stop
S7	Write	Read

* Phase-encoded write only.
If NRZI, all 1s only.

Table 1-5 Control and Reel Servo Switches

Switch	Function		
	Front	Center	Rear
Control S1/S2	Forward	Stop	Reverse
Reel servo S1	Servo enable	—	Servo disable

1.3 RELATED DOCUMENTS

Table 1-6 lists and describes documents related to the TU77 subsystem.

Table 1-6 Related Documents

Title	Document Number	Contents
TU77 Magnetic Tape Transport User Guide*	EK-0TU77-UG	Description, installation, and operating procedures for the TU77.
TU77 Magnetic Tape Transport Technical Manual, Volume 1	EK-1TU77-TM	Schematics and logic prints of the TU77.
TU77 Magnetic Tape Transport Technical Manual, Volume 2	EK-2TU77-TM	Description, installation, operation theory, and maintenance of the TU77.
TU77 Illustrated Parts Breakdown	EK-0TU77-IP	Exploded views and parts lists of the TU77.
TU77 Field Maintenance Print Set	MP00644	Engineering drawings and schematics of the TU77 cabinet, M8940, and the 861 power controller.
TM03 Magnetic Tape Formatter User Guide*	EK-0TM03-UG	Description, installation, and programming of the TM03.
TM03 Tape Formatter Technical Manual	EK-0TM03-TM	Description, installation, theory of operation, and maintenance of the TM03.
TM03 Maintenance Print Set	MP00349	Engineering drawings, schematics, and logic prints of the TM03.
RH20 MASSBUS Controller Unit	EK-RH20-UD-001	Description of RH20 MASSBUS controller.
RH780 MASSBUS Adapter Technical Description	EK-RH780-TD-001	Programming and theory of RH780 MASSBUS adapter.
RH750 MASSBUS Adapter Technical Description	EK-RH750-TD-001	Description of RH750 MASSBUS adapter (MBA) for VAX-11/750.

* This document is shipped with TU77.

2 TROUBLESHOOTING

2.1 GENERAL

This chapter provides the following information for troubleshooting the TM03/TU77.

- TM03/TU77 diagnostic table listing tests for all relevant or applicable computer systems
- TM03/TU77 diagnostic procedures
- Illustration of M8940 MTA PCBA showing status indicators, switches, and test points
- Autoload timing diagram
- Load fault diagrams
- Pneumatic system troubleshooting flow diagram

2.2 TM03/TU77 DIAGNOSTICS

Install a write-enable ring on a 267 mm (10-1/2 in) reel of tape. Mount the reel onto the supply hub. Close the transport front door. Press the LOAD/REW button to load the tape. Press the ON LINE button and make sure the on-line indicator is on.

Table 2-1 lists the TM03/TU77 diagnostics for PDP-11, DECSYSTEM-20, and VAX-11/780 systems. Run the following diagnostics that apply to the system. Use the instructions in the diagnostics documentation and check for the results specified in Paragraphs 2.2.1 through 2.2.5.

2.2.1 Control Logic Test 1

Run control logic test 1 twice. No errors are allowed.

2.2.2 Control Logic Test 2

Run control logic test 2 twice. No errors are allowed.

2.2.3 Basic Function Test

Run the PDP-11 basic function test twice. No errors are allowed. Run DECSYSTEM-20 basic function tests B1 and B2 once. No errors are allowed.

Table 2-1 TM03/TU77 Diagnostics

Title	PDP-11	DECSYSTEM 10/20	VAX-11/780	Description
Control logic test 1	MAINDEC 11-DZTEA*	N/A	ZZ-EVMAC	Tests TM03 logic. Includes control logic in maintenance modes.
Control logic test 2	MAINDEC 11-DZTEB*	N/A	ZZ-EVMAC	Tests TM03 logic. Includes control and data logic in maintenance mode.
Basic function test	MAINDEC 11-DZTEC*	MAINDEC 10-DFTUE†	N/A	Tests the subsystem command functions (read, write, space).
Drive function timer	MAINDEC 11-DZTEE*	N/A	ZZ-EVMAB	Tests for correct tape motion timing (speed, acceleration, deceleration) and data transfer rate.
Data reliability	MAINDEC 11-DZTED*	MAINDEC 10-DFTUK*	ZZ-EVMAA	Tests TM03 and TU77 circuitry by writing and reading user-determined or predetermined data patterns and recording modes. Provides error information to the user via the console.

* Revision B or higher.

† Revision F or higher (2020) substitutes DSFUA for DFTUE.

2.2.4 Drive Function Timer

Run the PDP-11 or VAX-11/780 drive function timer diagnostics twice. No out-of-range errors are allowed.

2.2.5 Data Reliability

2.2.5.1 PDP-11 System Using 11-DZTED*

1. Run the data reliability test once in NRZI mode with the following parameters.

Density = 3
Parity = 0
Format = 14
Record count = 1
Character count = 20
Pattern number = 1
Tape mark = 1
Interchange read = 0
Single pass = 1
CRC correction = 0
Stalls
 Read = 1
 Write = 1
 Turnaround = 1

Before typing the last carriage return <CR>, set the console switches to 000720. Then type a carriage return to run the test. The following errors are allowed.

0 hard errors (read and write)
2 soft write errors
2 soft read errors

*Revision B or higher.

2. Run the data reliability test once in PE mode with the following parameters.

Density = 4
 Parity = 0
 Format = 14
 Record count = 1
 Character count = 20
 Pattern number = 1
 Tape mark = 1
 Interchange read = 0
 Single pass = 1
 Stalls
 Read = 1
 Write = 1
 Turnaround = 1

Before typing the last carriage return, set the console switches to 000720. Then type a carriage return to run the test. The following errors are allowed.

0 hard errors (read and write)
 4 soft write errors
 2 soft read errors

2.2.5.2 DECSYSTEM-20 Using 10-DFTUK*

1. Run NRZI test R8 once. The following errors are allowed.

0 hard errors (read and write)
 3 soft write errors
 1 soft read errors

2. Run PE test R1 once. The following errors are allowed.

0 hard errors (read and write)
 3 soft write errors
 1 soft read error

*Revision B or higher.

12 TROUBLESHOOTING

3. Set left switches to 400010. Run the NRZI IW test once with the following parameters.

Density = 800

Close skew window = <CR>

Data compare mask = <CR>

SYSERR recording = N

Fast mode Y or N = Y

Verify tapes = N

The following errors are allowed.

0 hard write errors

1 soft write error

Run the NRZI IR test once. The following errors are allowed.

0 read errors (hard or soft)

4. With the left switches still set to 400010, run the PE IW test once with the following parameters.

Density = <CR> or 1600

Close skew window = <CR>

Data compare mask = <CR>

SYSERR recording = N

Fast mode Y or N = Y

Verify tapes = N

The following errors are allowed.

0 hard write errors

1 soft write error

Run the PE IR test once. The following errors are allowed.

0 read errors (hard or soft)

2.2.5.3 VAX-11/780 System Using ZZ-ESMAA

1. Run the data reliability test once in NRZI mode. Supply the requested information. The following errors are allowed.

0 hard errors (read and write)
2 soft write errors
2 soft read errors

2. Run the data reliability test once in PE mode. Supply the requested information. The following errors are allowed.

0 hard errors (read and write)
4 soft write errors
2 soft read errors

2.3 M8940 MTA STATUS INDICATORS

Figure 2-1 shows the indicators, switches, and test points used for troubleshooting on the MTA PCBA. Tables 2-2, 2-3, and 2-4 list their functions.

NOTES

1. Switches shown in Figure 2-1 are set to the right.
2. In test write mode, a tape must have a write-enable ring or else the write/erase heads disable.
3. All the MTA switches are dynamic. That is, the user can change densities, write frequency, start/stop, etc., whether or not tape is moving.
4. When creating a tape in test mode, return switch 7 to the read (right) position at end-of-tape (EOT). If you do not, a reverse/rewind to BOT overwrites the tape.
5. Set switch 4 in the normal (left) position before returning the transport to operating system on-line use.




Figure 2-1 M8940 MTA Switches and Test Points

Table 2-2 M8940 MTA Test Points (Figure 2-1)

TP	Signal	TP	Signal
1	IRD0-H	13	IWD5
2	IRD1-H	14	IWD4
3	IRD2-H	15	IWD3
4	IRD3-H	16	IWD2
5	IRD4-H	17	IWD1
6	IRD5-H	18	IWD0
7	IRD6-H	19	IWDP-L
8	IRD7-H	20	IFPT-L
9	IRDP-H	21	IRWD-L
10	IRDS-H	22	ILDPL
11	IWD7	23	IONL
12	IWD6		

Table 2-3 M8940 MTA Indicators (Figure 2-1)

D Number	Function
D1	Test mode
D2	+5 V on
D3	Unit select

Table 2-4 M8940 MTA Switches (Figure 2-1)

Switch	Function	
	Left	Right
S1	1600 FCI*	3200 FCI*
S2	Start/stop	Run continuous
S3	NRZI	PE
S4	Normal	Test
S5	Forward	Reverse
S6	Run	Stop
S7	Write	Read

* Phase-encoded write only.

2.4 LOAD FAULTS

When a load fault occurs, the load fault indicator on the control panel flashes. The fault can be in one of seven possible areas. To determine the fault area and correct the problem, scope the test points on the control M2 PCBA. Table 2-5 lists the load fault numbers and test points. During a normal load cycle the signal level at the test points remains high. Any test point that pulses low or goes low during the cycle indicates a load fault. Paragraph 2.5 has load fault flow diagrams.

Table 2-5 Load Fault Areas


Load Fault	Control M2 PCBA Test Point	Areas
0	TP14	No load count sequencing pulses from take-up reel
1	TP27	Cartridge fault (not sensed as being closed or open)
2	TP32	Cartridge fault (not sensed as being open)
3	TP35	Air fault at sequence count C3 time
4	TP42	Two attempts (one for small reel) to load tape without success
5	TP41	Tape leader fault
6	TP28	Set loops fault

2.5 LOAD FAULT FLOW DIAGRAMS

Figures 2-2 through 2-8 show load faults 0 through 6.


NOTE

Refer to Chapter 3 for test point (TP) locations.




MA-3492A

Figure 2-2 Load Fault 0 Flow Diagram (1 of 2)




MA-3492A

Figure 2-2 Load Fault 0 Flow Diagram (2 of 2)




MA-3489

Figure 2-3 Load Fault 1 Flow Diagram




MA-3490

Figure 2-4 Load Fault 2 Flow Diagram



MA-3486

Figure 2-5 Load Fault 3 Flow Diagram



MA-3502-A

Figure 2-6 Load Fault 4 Flow Diagram (1 of 2)






Figure 2-6 Load Fault 4 Flow Diagram (2 of 2)



*15 FT. IS OPTIMUM. TRANSPORT WILL LOAD AT UP TO 25 FT.
IF PROBLEMS ARE EXPERIENCED DUE TO LEADER BEING TOO LONG, CUT IT
DOWN BELOW 25 FT.

MA-3493

Figure 2-7 Load Fault 5 Flow Diagram



MA-3797A


Figure 2-8 Load Fault 6 Flow Diagram

2.6 PNEUMATIC SYSTEM TROUBLESHOOTING

Figure 2-9 is a troubleshooting flow diagram of the pneumatic system.

NOTE

Refer to Chapter 3 for test point locations.



MA-3501A

Figure 2-9 Pneumatic Troubleshooting Flow Diagram

3 CHECKS AND ADJUSTMENTS

3.1 GENERAL

This chapter provides adjustment and alignment procedures. They are grouped by function and include illustrations.

3.2 POWER DISTRIBUTION

Table 3-1 gives the power supply voltages for all dc power in the TU77. Voltages can be measured at the appropriate fuses.

WARNING


Dangerous voltages are in the power supply.

Table 3-1 TU77 Power Supply Voltage Readings*

Fuse	Type	Circuit Function	Measured Voltage (dc)		
			Minimum	Nominal	Maximum
F1	10 A FB	+12 V	+9.5	+10.5	+11.5
F2	5 A FB	+24 V	+22	+24	+26
F3	5 A FB	-24 V	-22	-24	-26
F4	20 A FB	+36 V (C)	+35	+37.5	+40
F5	20 A FB	-36 V (C)	-35	-37.5	-40
F6	20 A FB	+36 V (T)	+38	+40	+42
F7	20 A FB	+36 V (S)	+38	+40	+42

* All measurements taken at power supply fuse block.

With a digital voltmeter (DVM), check all the regulated voltages at TP11, TP15, and TP18 with respect to TP1 (DC COM 2) on the capstan/regulator PCBA. Figure 3-1 shows locations of the test points and adjustments.



NOTE:
WHEN THIS PCBA IS REPLACED, THE NEW REEL
SERVO PCBA MUST HAVE A THIN LAYER OF
HEAT SINK COMPOUND (P/N 90-08268)
APPLIED TO THE HEAT SINK.

MA-3679B

Figure 3-1 Capstan/Regulator PCBA Adjustments and Test Points

TP11

+ 5 Vdc minimum	Adjust R179 (+ 5 Vdc). Early TU77 transports did not have this potentiometer. Replace the capstan/regulator PCBA if the voltage is out of tolerance.
+ 5.15 Vdc nominal	
+ 5.3 Vdc maximum	

TP15

+ 14 Vdc minimum	The + 15 Vdc is not adjustable. If voltage is out of tolerance, change the capstan/regulator PCBA.
+ 15 Vdc nominal	
+ 16 Vdc maximum	

TP18

- 14 Vdc minimum	The - 15 Vdc is not adjustable. If voltage is out of tolerance, change the capstan/regulator PCBA.
- 15 Vdc nominal	
- 16 Vdc maximum	

NOTE

When replacing the capstan/regulator PCBA, apply a thin layer of heat sink compound (PN 90-08268) to the heat sink mating surface.

3.3 BASE ASSEMBLY INTERCONNECT ADJUSTMENTS

Figure 3-2 shows the F base assembly interconnect PCBA. Figure 3-3 shows the three F1 variations of the base assembly interconnect PCBAs. An interconnect F PCBA can be replaced by an interconnect F1 PCBA with no modifications. After replacing a PCBA, make the following adjustments.




Figure 3-2 Interconnect F PCBA Adjustments and Test Points






Figure 3-3 Interconnect F1 PCBA Adjustments and Test Points (1 of 2)



VARIATION 2



VARIATION 3

MA-0501-83

Figure 3-3 Interconnect F1 PCBA Adjustments and Test Points (2 of 2)

3.3.1 EOT/BOT Adjustment

Test equipment DVM

Test point	Interconnect F1	(+) lead to TP6 (-) lead to TP5
------------	-----------------	------------------------------------

	Interconnect F	(+) lead to TP1 (-) lead to TP2
--	----------------	------------------------------------

Adjustment	R22 (interconnect F1) R6 (interconnect F)
------------	--

Criterion	$0\text{ V} \pm 0.1\text{ V}$ with tape in path but no BOT or EOT marker in front of sensor
-----------	--

NOTE

The following measurement is taken with BOT and EOT markers under sensor.

- 2 V minimum at BOT

+ 2 V minimum at EOT

**3.3.2 Tape-In-Path (TIP) Sensor (Interconnect F Only)
Adjustment****NOTE**

TIP is not adjustable on interconnect F1 PCBA.

Test equipment DVM

Test point	(+) lead to TP3 (-) lead to TP5
------------	------------------------------------

Adjustment	R15 (interconnect F only)
------------	---------------------------

Criterion	$\geq +4\text{ V}$ with no tape in path $\leq -0.5\text{ V}$ with tape in path
-----------	---

3.3.3 Pack Sense Assembly (Low Tape Sensor) Adjustment

Test equipment	DVM	
Test point	Interconnect F1	(+) lead to TP4 (-) lead to TP7
	Interconnect F	(+) lead to TP4 (-) lead to TP5
Adjustment	R17 (interconnect F1)	
	R13 (interconnect F)	
Criterion	$\leq +0.5$ V reflective tab opposite sensor	
	$\geq +4$ V reflective tab away from sensor	


NOTE

These levels should pulse twice for each revolution of take-up reel.

3.4 VACUUM AND AIR PRESSURE ADJUSTMENTS


3.4.1 System Vacuum Adjustment

Test equipment	0 – 40 in. water differential air gauge (low input) (PN 29-11650)
Test point	Cripple reel measurement port (Figure 3-4)
Setup	Load 10-1/2 in. tape to BOT. Set S1 on control M2 PCBA to FWD (Figure 3-5).
Criterion	28 in. \pm 1 in. water
Adjustment	1. Loosen butterfly valve locknut on vacuum valve (Figure 3-6, item 1).
	2. Adjust screw (item C) if necessary.



MA-0498-83

Figure 3-4 Valve Orientation on Base Assembly (Rear View)



MA-3784C

Figure 3-5 Control M2 PCBA Adjustments and Test Points




Figure 3-6 Vacuum Valve and Pressure Valve

3.4.2 Take-up Reel Vacuum Adjustment

Test equipment 0 – 40 in. water differential air gauge
(low input) (PN 29-11650)

Test point Take-up reel vacuum port on vacuum
valve (Figure 3-6, item F)

- Setup
1. Make sure there is no tape on supply reel.
 2. Set reel servo disable switch (S1) on reel servo PCBA to rear (Figure 3-7).
 3. Press and release LOAD/REW on control panel.
 4. Rotate take-up reel three full turns only to deactivate load fault 0 function.


Adjustment Adjustment screw and sliding plate
(Figure 3-6, item D)

Criterion 19 in. \pm 1 in. water

NOTE

Do not leave pneumatic power on more than 3 minutes or vacuum transfer solenoid will over-heat. Allow 9 minutes for cooling after performing this test.

If adjustment was performed, recheck system vacuum.



NOTE:
WHEN THIS PCBA IS REPLACED, THE NEW REEL
SERVO PCBA MUST HAVE A THIN LAYER OF
HEATSINK COMPOUND (P/N 90-08268) APPLIED TO
THE HEAT SINK.

MA-3686A

Figure 3-7 Reel Servo PCBA Adjustments and Test Points

3.4.3 Air Bearing Pressure Adjustment

Test equipment 0 – 5 psi differential air gauge (high input) (PN 29-11636)

Test point Air bearing pressure port (Figure 3-6, item N)

- Setup
1. Load a 10-1/2 in. tape to BOT.
 2. Set S1 on control M2 PCBA to FWD (Figure 3-5).

Adjustment Loosen locknut and adjust screw (Figure 3-6, item J).

CAUTION

Threads on air bearing pressure adjust screw strip easily.

Criterion $3.25 \text{ psi} \pm 0.25 \text{ psi}$

3.4.4 Thread Block and Cartridge Pressure Adjustment

NOTE

The two thread block and cartridge pressure adjustments interact with each other.

3.4.4.1 Thread Block Pressure Adjustment

Test equipment 0 – 40 in. water differential air gauge
 * (high input) (PN 29-11650)

Test point Thread block pressure port (Figure 3-6, item M)

- Setup
1. Make sure there is no tape on supply reel.
 2. Set reel servo disable switch (S1) on reel servo PCBA toward rear (Figure 3-7).
 3. Press and release LOAD/REW on control panel.
 4. Rotate take-up reel six full turns to disable load fault 0 and cause pressure solenoid to energize.

CAUTION

Do not allow solenoid to remain energized for more than 3 minutes. Allow 9 minutes to cool.

Adjustment	Thread block pressure adjust screw (Figure 3-6, item L)
Criterion	24 in. \pm 2 in. water

NOTE

If an adjustment was made in the thread block pressure, check the cartridge pressure criterion below and readjust as necessary.

3.4.4.2 Cartridge Pressure Adjustment

Test equipment	0 – 40 in. water differential pressure gauge (low input)
----------------	--

NOTE

Use 0 – 5 in. gauge, if available.

Test point	Connect the differential pressure gauge to tube fitting as follows. On the front panel, remove socket head screw from cartridge pressure port in lower restraint and install tube fitting (PN 29-23228).
Setup	Use same setup as thread block setup (Paragraph 3.4.4.1).
Adjustment	Cartridge pressure adjustment screw (Figure 3-4)
Criterion	2.5 in. \pm 0.5 in. water without cartridge (approximately 9 – 13 in. water with cartridge)

NOTES

There may be air leaks in system if less than 9 in. pressure is observed on the gauge with a cartridge installed.

If an adjustment was made in the cartridge pressure, check thread block pressure criterion and readjust as necessary.

3.5 CAPSTAN SERVO ADJUSTMENTS

3.5.1 Capstan Speed Adjustment

Test equipment	Hand-held tachometer or scope
Test point	TP40 on control M2 PCBA (TACH PULSE) (Figure 3-5) Work tape method or hand-held tachometer dial reading
Setup	<ol style="list-style-type: none"> 1. Load work tape to BOT. Set FWD/REV/NORM switch (S1) on control M2 PCBA to FWD. 2. Place tip of tachometer cone into small dimple at rear of capstan/tachometer shaft.
Adjustment	R47 on capstan/regulator PCBA (Figure 3-1). Turn clockwise to increase speed, counterclockwise to decrease speed.
Criterion	<p>Period equals $80 \mu\text{s} \pm 0.8 \mu\text{s}$ on scope,</p> <p>or</p> <p>Tachometer reads $1505 \text{ rpm} \pm 24 \text{ rpm}$ when held against dimple on rear of capstan motor shaft.</p>

3.5.2 Start/Stop Ramps (Forward) Adjustment

Test equipment	Scope
Test point	<ol style="list-style-type: none"> 1. Place scope probe to TP901 on data L PCBA (Figure 3-8). 2. Set sync ac external (+) at TP21 on control M2 PCBA (Figure 3-5) for forward start adjust. 3. Set sync ac external (-) at TP21 for forward stop adjust.
Setup	Load a NRZI all 1s tape to BOT. Configure MTA switches to read forward instart/stop (Figure 2-1).





Figure 3-8 Data L PCBA Adjustments and Test Points

- | | |
|------------|--|
| Adjustment | <ol style="list-style-type: none"> 1. R59 on capstan/regulator PCBA for start ramp (Figure 3-1) 2. R66 on capstan/regulator PCBA for stop ramp |
|------------|--|

NOTE


Turn counterclockwise for decreasing time, clockwise for increasing.

- | | |
|-----------|--|
| Criterion | <ol style="list-style-type: none"> 1. 3 ms + 0.15 ms (start FWD) (Figure 3-9) 2. 3 ms + 0.15 ms (stop FWD) (Figures 3-10 and 3-11) 3. Adjust for no overshoot on stop ramp (Figure 3-11). |
|-----------|--|




MA-3673B

Figure 3-9 Forward Start Ramp



MA-3671B

Figure 3-10 Forward Stop Ramp (Correct Waveform)



MA-3672B

Figure 3-11 Forward Stop Ramp (Incorrect Waveform Showing Overshoot)


3.5.2.1 Stop Ramp (Reverse) Adjustment

Test point	Same as Paragraph 3.5.1
Setup	Same as Paragraph 3.5.1 except MTA configured for read reverse start/stop
Adjustment	R78 on capstan/regulator PCBA (Figure 3-1)
Criterion	3 ms \pm 0.15 ms

Adjust for no overshoot (Figure 3-11).
See Figure 3-10 for correct waveform.

NOTE

Reverse stop ramp should be slightly shorter than forward stop ramp (Figures 3-10 and 3-12).



PROBE: X10
HORIZ: 1.0 MSEC/DIV
VERT: 2.0V/DIV
CH1: TP901 DATA L PCBA
SYNC: AC EXT
TP21 CONTROL 'M' PCBA

- NOTES: 1. REVERSE STOP RAMP IS MEASURED BETWEEN 100% AND 5%
2. ADJUST THE FALL TIME FOR NO OVERSHOOT

MA-3677

Figure 3-12 Reverse Stop Ramp

3.6 REEL SERVO ADJUSTMENTS

3.6.1 Reel Servo Offset Adjustment

Test equipment	None
Test point	None
Setup	<ol style="list-style-type: none"> 1. Turn power off. 2. Make sure there is no tape on supply reel. 3. Disconnect take-up reel motor leads at motor. 4. Turn power on. 5. Press LOAD/REW on front panel. 6. *Turn take-up reel three full turns by hand to defeat load fault 0.
Adjustment	R76 on reel servo PCBA (Figure 3-7)
Criterion	Adjust for no motion in the supply reel motor hub.

3.6.2 Supply Reel Load Speed Adjustment

Test equipment	Hand-held tachometer (PN 29-11635) and two jumpers
----------------	--

NOTE

If a tachometer is not available, use the alternate method at end of test.

Test point	None
Setup	<ol style="list-style-type: none"> 1. Place tip of tachometer cone into small dimple at the rear of supply reel motor shaft. 2. Use jumpers to connect reel servo TP60 (NAE) and TP69 (NSRF1) to TP49 (GND) (Figure 3-7).

3. Make sure there is no tape on supply reel.
4. Supply reel hub should be turning clockwise.

Adjustment R52 on reel servo PCBA (Figure 3-7)

Criterion 55 rpm \pm 5 rpm on tachometer

Alternate method Use this method if tachometer is not available.

1. Mount a 10-1/2 in. tape and follow previous setup.
2. Mark reel with masking tape.
3. Measure time for 10 revolutions.
4. Time should be 10 to 12 s. Adjust R52 if necessary.

3.6.3 Take-up Reel Load Speed Adjustment

Test equipment Hand-held tachometer (PN 29-11635) and two jumpers

NOTE

If a tachometer is not available, use the alternate method at end of test.

Test point None

- Setup
1. Place tip of tachometer cone into small dimple at rear of take-up reel servo motor shaft.
 2. Use jumpers to connect reel servo PCBA TP60 (NAE) and TP57 (NTRF) to TP49 (GND) (Figure 3-7).
 3. Take-up reel should be rotating clockwise.

Adjustment R91 on reel servo PCBA (Figure 3-7)

Criterion	180 rpm \pm 18 rpm on tachometer
Alternate method	Use this method if tachometer is not available.
Test equipment	Scope and two jumpers
Test point	TP43 (low tape sensor) on control M2 PCBA (Figure 3-5)
Setup	Same as above
Adjustment	R91 on reel servo PCBA (Figure 3-7)
Criterion	167 ms \pm 16.7 ms between leading edges of two consecutive pulses.

3.6.4 Tape Loop Position Adjustment


NOTES

Check, and adjust if necessary, all vacuum and pressure readings outlined in Paragraph 3.5 before attempting to adjust the loop positions.

If the loop positions are so far out of adjustment that interlock (fail safe) is broken, proceed to step 1 and do the entire procedure. Otherwise, proceed to step 23.

1. Turn transport power off.
2. Set control M2 PCBA maintenance switch S1 to the center position (Figure 3-5).
3. Set reel servo disable switch S1 on the reel servo PCBA (Figure 3-7) toward the rear (disable).
4. Connect control M2 PCBA TP62 (NINTLK) and TP71 (PNU return) to TP25 (ground).
5. Disconnect one capstan motor lead.
6. Mount a full 10-1/2 in. reel of tape without cartridge on the supply hub. Open the buffer box door and hand thread the leader through the tape path. Wind approximately 30 ft of tape on the take-up reel. Close the buffer box door.
7. Turn transport power back on. Vacuum and pressure comes on.


8. Manually rotate the supply reel clockwise to put tape into the supply buffer column. Rotate the reel so the tape forms a loop and the end of the loop is in the middle of the park zone. The park zone is the series of 13 small holes in the center of the buffer column (Figure 3-13). Hold the reel and apply masking tape to the outer flange and the transport to prevent the loop from being pulled down the buffer column by the vacuum.



MA-3678A

Figure 3-13 Buffer Column Park Zone
(Take-up Column Shown)

9. Hold the tape against air bearing 4 (Figure 3-14) with your finger and manually rotate the take-up reel counterclockwise to form a loop in the take-up buffer column. Continue rotating the take-up reel until the loop is in the middle of the park zone and then tape the reel as in step 8. Release the tape at air bearing 4.
10. Check that both loops are in the middle of the park zone.
11. Press RESET on the control panel.
12. Connect a DVM to the reel servo PCBA with the positive lead to TP55 (TPOS) and negative lead to TP49 (ground).
13. Observe the DVM. The voltage displayed should be between $+0.2$ Vdc maximum and -0.2 Vdc minimum.
14. If the voltage is out of tolerance, adjust potentiometer R9 on the interconnect F1 PCBA (Figure 3-3) or R103 on the interconnect F PCBA for 0 Vdc (Figure 3-2).



MA-2640E

Figure 3-14 Base Assembly, Front Components

15. Connect the DVM positive lead to reel servo PCBA TP66 (SPOS).
16. Observe the DVM. The voltage displayed should be between $+0.2$ Vdc maximum and -0.2 Vdc minimum.
17. If the voltage is out of tolerance, adjust potentiometer R1 on the interconnect F1 PCBA or R103 on the interconnect F PCBA for 0 Vdc.

NOTE

These voltages are produced on the base assembly by the respective pressure transducers. Therefore, during steps 12 through 17, the air measurements must be within specification and the loops must be in the middle of the park zones. (Refer to note under Paragraph 3.6.4.)

18. Turn transport power off.
19. Remove ground wires from TP62 and TP71 on the control M2 PCBA.
20. Enable the reel servos by setting reel servo PCBA switch S1 toward the front. Disable the front door interlock switch.
21. Reconnect the capstan motor lead.
22. Remove the masking tape from both reels and rotate one of the reels to take up slack.
23. Turn transport power on and load a full 10-1/2 in. reel of tape. If the tape fails to load, refer to the reel servo troubleshooting procedures in Chapter 2.
24. Set gain potentiometers R30 and R31 on interconnect F1 PCBA (Figure 3-3, variations 2 and 3 only) fully clockwise. (The potentiometers have a range of approximately 28 turns.)
25. Adjust position potentiometers R1 and R9 on interconnect F1 PCBA and R203 and R103 on interconnect F PCBA so that both tape loops are within the park zones.
26. Move the tape approximately 30 ft from BOT by placing control M2 PCBA switch S1 toward the front of the transport for 3 s.
27. Ground control M2 PCBA TP31 to TP25 to initiate a forward/reverse shuttle.

28. Adjust the take-up position potentiometer R9 on the interconnect F1 PCBA or R103 on the F PCBA so the loop travel is equal above and below the take-up column park zone.
29. Remove the ground from control M2 PCBA TP31.
30. Record the park position of the tape loop in the take-up column. You need this record in step 32.
31. Adjust take-up gain potentiometer R31 on the interconnect F1 PCBA (variations 2 and 3 only) approximately 10 turns counterclockwise.
32. Adjust the take-up position potentiometer R9 (interconnect F1) or R103 (interconnect F) PCBAs so the take-up loop park position is identical to that recorded in step 30.
33. Ground control M2 PCBA TP31 again to get a forward/reverse shuttle.
34. Fine tune the position (R9) and gain R31 (on interconnect F, variations 2 and 3) potentiometers so the take-up loop matches the boundaries shown in Figure 3-15. The position potentiometer moves the loop excursion up and down in the column.

CAUTION

The gain potentiometer increases and decreases the length of the excursion. Rotating the gain potentiometer counterclockwise decreases the servo loop gain and allows a longer loop excursion. Rotating it clockwise increases the gain and allows a shorter loop excursion. Do not allow the take-up loop excursion to extend beyond 9-1/2 in.

NOTE

The gain and position potentiometers are interactive, so alternate adjustments in the fine tuning process.

35. Remove the ground from TP31 on the control M2 PCBA.
36. Set control M2 PCBA switch S1 toward the front of the transport and allow the tape to move to EOT. At EOT, set S1 to the rear for 3 s and allow the tape to move 30 ft from EOT.




Figure 3-15 Loop Travel Limits

37. Repeat steps 27 through 35 for the supply reel servo loop position. Use position potentiometer R1 and gain potentiometer R30 on the interconnect F1 PCBA (variations 2 and 3). Do not allow the supply loop excursion to extend beyond 10 in. in step 34.
38. When finished with the supply reel loop position, rewind the tape to BOT. Move the tape to EOT and rewind to BOT two more times. If interlock is broken, readjust the position and gain potentiometers until an optimum point is reached.

3.7 READ AND WRITE ADJUSTMENTS

NOTE

Make sure tape path is clean.

3.7.1 NRZI Threshold Adjustment

Test equipment DVM

Test point (+) lead to data L PCBA TP69 (NRZP)
(-) lead to TP49 (GND) (Figure 3-8)

Setup

1. Configure M8940 MTA PCBA maintenance switches as follows (Figure 2-1).

S3 left NRZI
S4 right test
S6 right stop
S7 right read
2. Mount and load a work tape to BOT. Place the transport on-line.

Criterion + 1020 mV maximum
+ 780 mV minimum

NOTE

If voltage is out of tolerance, adjust data L PCBA potentiometer R11 for a 900 mV reading.

3.7.2 NRZI Gain Adjustment

Test equipment Scope

Test point TP101 (channel P) to TP901 (channel 7)
on data L PCBA (Figure 3-8)

Setup

1. Write all 1s (NRZI) on a master output tape from BOT to EOT.
2. Rewind to BOT.
3. Set M8940 MTA PCBA switches for NRZI/test/forward/run/continuous/read (Figure 2-1, Table 2-4).

Adjustment	R107 through R329 on the 9TK preamplifier PCBA (Figure 3-16 and Table 3-2)
Criterion	12 V p-p \pm 1 V




Figure 3-16 9TK Preamplifier PCBA Adjustments and Test Points

Table 3-2 NRZI Channel Test Points and Adjustments

Channel	Data L Test Point (Figure 3-8)	9TK Preamplifier Adjustment (Figure 3-17)	Nominal
P	TP101	R107	12 V p-p \pm 1 V
0	TP201	R118	12 V p-p \pm 1 V
1	TP301	R129	12 V p-p \pm 1 V
2	TP401	R207	12 V p-p \pm 1 V
3	TP501	R218	12 V p-p \pm 1 V
4	TP601	R229	12 V p-p \pm 1 V
5	TP701	R307	12 V p-p \pm 1 V
6	TP801	R318	12 V p-p \pm 1 V
7	TP901	R329	12 V p-p \pm 1 V


3.7.3 NRZI Read/Write Skew Adjustments

3.7.3.1 NRZI Read Skew Adjustment

Test equipment	Scope
Test point	TP53 (packet pulse) data L PCBA (Figure 3-8)
Setup	<ol style="list-style-type: none"> 1. Load a write-protected master skew tape (PN 20-19224) to BOT. 2. Set M8940 MTA PCBA switches for NRZI/test/read/forward/continuous (Figure 2-1, Table 2-4).
Adjustment	Adjusting screw accessible by removing small plug on buffer box door and inserting a 1/8 in. allen wrench (Figure 3-17).
Criterion	Adjust for minimum packet pulse width of 1.2 μ s maximum including jitter.
Setup	Set M8940 MTA PCBA switches for NRZI/test/read/reverse/continuous.
Criterion	1.2 μ s pulse

NOTE

If pulse width exceeds 1.2 μ s, the capstan tracking may have to be fine tuned.




MA-3483

Figure 3-17 Location of NRZI Read Skew Azimuth Adjustment

3.7.3.2 NRZI Character Gate Adjustment

Test equipment	Scope
Test point	<ol style="list-style-type: none"> 1. CH1 to data L TP51 (ANY-H) (Figure 3-8) 2. CH2 to data L TP66 (IRDS) sync: + int (CH1) DC
Setup	<ol style="list-style-type: none"> 1. Load a write-protected master skew tape (PN 29-19224) to BOT. 2. Set M8940 MTA PBCA switches for forward/read/continuous/NRZI/test (Figure 2-1, Table 2-4).
Adjustment	R37 on data L PCBA
Criterion	Delay between leading edge of TP51 and positive going edge of TP66 is $4.85 \mu\text{s} \pm$ $0.15 \mu\text{s}$ (Figure 3-18).



MA-3676A

Figure 3-18 IRDS Delay Character Gate

3.7.3.3 NRZI Write Skew Adjustment

Test equipment Scope


Test point Data L TP53 (T SKEW) (Figure 3-8)

Setup

1. Load a master output tape (PN 29-11691) to BOT.
2. Set M8940 MTA PBCA switches for NRZI/write/forward/continuous/test/run.

Adjustment While observing scope, adjust R101 through R801 on write PCBA (Figure 3-19). Turn clockwise until pulse width display increases. Then back off until it is the same as before. Adjust R901 for minimum pulse width.

Criterion 1.8 μ s maximum



MA-0867-83

Figure 3-19 Write/Deskew PCBA Adjustments and Test Points

3.7.4 PE Read Threshold (Low) Adjustment

Test equipment DVM

Test point (+) lead to data L TP71 (Figure 3-8)
 (–) lead to data L TP49 (GND)

Setup

1. Load a master output tape (PN 29-11691) to BOT.
2. Set M8940 MTA PCBA switches (Figure 2-1) for PE/test/stop/read and place transport on-line.

Adjustment R29 on data L PCBA

Criterion $300\text{ mV} \pm 60\text{ mV}$ **3.7.4.1 PE Gain Adjustment**

Test equipment Scope

Test point TP102 through TP902 data L PCBA
 (Figure 3-8 and Table 3-3)

Table 3-3 PE Channel Test Points and Adjustments

Channel	Data L Test Point (Figure 3-8)	9TK Preamplifier Adjustment (Figure 3-17)	Nominal
P	TP102	R106	$12\text{ V}_{\text{p-p}} \pm 1\text{ V}$
0	TP202	R117	$12\text{ V}_{\text{p-p}} \pm 1\text{ V}$
1	TP302	R128	$12\text{ V}_{\text{p-p}} \pm 1\text{ V}$
2	TP402	R206	$12\text{ V}_{\text{p-p}} \pm 1\text{ V}$
3	TP502	R217	$12\text{ V}_{\text{p-p}} \pm 1\text{ V}$
4	TP602	R228	$12\text{ V}_{\text{p-p}} \pm 1\text{ V}$
5	TP702	R306	$12\text{ V}_{\text{p-p}} \pm 1\text{ V}$
6	TP802	R317	$12\text{ V}_{\text{p-p}} \pm 1\text{ V}$
7	TP902	R328	$12\text{ V}_{\text{p-p}} \pm 1\text{ V}$

Setup

1. Load master output tape (PN 29-11691) to BOT.
2. Set M8940 MTA PCBA switches for PE/write/forward/run/continuous/3200 FCI.

Adjustment


R106 through R328 on 9TK preamplifier PCBA (Figure 3-16 and Table 3-3)

Criterion

12 V p-p \pm 1 V

3.8 INTERCONNECT D1 PCBA

The interconnect D1 PCBA (Figure 3-20) is the vertical board that interconnects the various logic boards in the card cage.



NOTE:
INTERCONNECT D AND D1 ARE INTERCHANGEABLE.
THE ONLY DIFFERENCE IS THAT THE FLAT CABLE IS A
PLUGGABLE TYPE ON INTERCONNECT D1. CABLE
P/N 29-23321.

MA-3644B

Figure 3-20 Interconnect D1 PCBA (Front View)

4 TM03 REGISTERS

4.1 GENERAL

This chapter is divided into two sections. The first section is a quick reference with a figure and table of the TM03 registers. The second section is a detailed description of each register described in the first section.

4.2 QUICK REFERENCE

Figure 4-1 shows the TM03 register's format and bit functions. Table 4-1 summarizes descriptions of the registers listed in Figure 4-1. Table 4-1 also indicates the octal, offset, and UNIBUS address codes for the registers.

60 TM03 REGISTERS

CONTROL 1 (CS1)

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
				DVA*						F/5	F/4	F/3	F/2	F/1	F0/GO
DEFINED BY MASSBUS CONTROLLER										FUNCTION CODE					

STATUS (DS)

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
ATA	ERR	PIP	MOL	WRL	EOT		DPR	RDY	SSC	PES		IDB	TM	BOT	SLA
NOT USED										SLOWN					

ERROR (ER)

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
COR/CRC	UNS	OPI	DTE	NEF	CS/ITM	FCE	NSG	PEF/LRC	INC/VPE	DPAR	FMT	CPAR	RMR	ILR	ILF

MAINTENANCE (MR)

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
															MM
MDF8	MDF6	MDF4	MDF2	MDF0	MC	MOP2	MOP0	MDF7	MDF5	MDF3	MDF1	SWC2	MOP3	MOP1	
MAINTENANCE DATA FIELD										SWC MODE OF OPERATION					

ATTENTION SUMMARY (AS)

15	08	07	06	05	04	03	02	01	00
		ATA 7	ATA 6	ATA 5	ATA 4	ATA 3	ATA 2	ATA 1	ATA 0
NOT USED									

FRAME COUNT (FC)


15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
FC	FC	FC	FC	FC	FC	FC	FC	FC	FC	FC	FC	FC	FC	FC	FC
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00

* DRIVE AVAILABLE, HARDWIRED SET IN FORMATTER


MA-0496-83

Figure 4-1 TM03 Register Contents (1 of 2)


DRIVE TYPE (DT)




CHECK CHARACTER (CK) NRZ FORMAT




(PE FORMAT) NRZ FORMAT



SERIAL NUMBER (SN)



TAPE CONTROL (TC)



MA-0497-83

Figure 4-1 TM03 Register Contents (2 of 2)

Table 4-1 TM03 Registers (Figure 4-1)

Address Codes				
VAX				
Octal	Offset	UNIBUS	Name	Description
00	0	772440	Control 1 (CS1)	Read/write – Contains function code including GO bit.
01	4	772452	Status (DS)	Read only – Contains all nonerror status information plus error summary bit.
02	8	772454	Error (ER)	Read only – Contains all error indications.
03	C	772464	Maintenance (MR)	Read/write – Controls diagnostic functions.
04	10	772456	Attention summary (AS)	Read/write – Indicates attention active status of each TM03 (one bit per TM03).
05	14	772446	Frame count (FC)	<p>Read/write – For a write data transfer operation, contains 2's complement of number of tape characters to be transferred.</p> <p>For a space operation, contains 2's complement of number of records to be spaced.</p> <p>For a read data transfer operation, contains 2's complement of number of characters read.</p>

Table 4-1 TM03 Registers (Cont)

Address Codes				
VAX				
Octal	Offset	UNIBUS	Name	Description
06	18	772466	Drive type (DT)	Read only – Indicates type of formatter and type and status of transport (existing formatter and transport with power applied).
07	IC	772460	Check character (CK)	Read only – For a NRZI operation, contains CRC error character. For a PE operation, contains dead track indications.
10	20	772470	Serial number (SN)	Read only – Contains last four digits of transport serial number.
11	24	772472	Tape control (TC)	Read/write – Contains transport selection and configuration codes.

4.3 DETAILED DESCRIPTION

This section contains the detailed descriptions of each register in the TM03 formatter. Refer to Figure 4-1 for the register formats and Table 4-1 for register address codes.

4.3.1 Control Register (CS1)

The control register is a read/write register. It receives operational commands from the MASSBUS controller via the control bus. This register operates in conjunction with the tape control register to control the operation of the selected transport.

The control register is shared with the MASSBUS controller. Bits 00 through 05 and bit 11 are in the TM03. The remaining nine bits are in the controller.

The TM03/transport responds to the 14 function codes listed in Table 4-2. If CS1 is loaded with a function code (with GO bit set) that does not agree with those listed in the table, an illegal function error (ILF) is generated.

Table 4-2 Control Register Command Function

Code F(0 - 5) (octal)	Operation	Description
01	No operation	Performs no operation. Clears GO bit in control register.
03	Rewind off-line*	<ol style="list-style-type: none"> 1. Initiates a rewind/unload on selected transport and places transport off-line. 2. Clears GO bit in control register. 3. Sets drive ready (DRY), slave status change (SSC), and attention slave (ATA) bits in status register.
07	Rewind	<ol style="list-style-type: none"> 1. Initiates a rewind to BOT marker on selected transport, and clears GO bit. 2. Sets DRY, PIP, and ATA bits in status register during rewind. 3. When BOT is sensed, sets SSC and clears PIP in status register.
11	Drive clear	Resets all TM03 and selected transport logic similar to initialize. Does not affect unselected transports.

* Requires manual intervention to return TU77 to on-line operation.

Table 4-2 Control Register Command Function (Cont)

Code F(0 – 5) (octal)	Operation	Description
21	Read-in preset	Presets tape control register(R11) to select slave 0, odd parity. PDP-10 core dump format, and 800 bits/in NRZI; then causes slave transport to rewind.
25	Erase	Erases approximately 7.6 cm (3 in) of tape. Clears GO bit and sets ATA on termination in status register.
27	Write tape mark	Writes a special tape record on selected transport. Clears bit and sets ATA bit on termination in status register.
31	Space forward	Moves tape forward (toward EOT) on selected transport over number of records specified by frame count register. Aborts space operation if tape mark (TM) or EOT is detected before specified frame count. Clears GO bit and sets ATA on termination in control register.
33	Space reverse	Moves tape in reverse(toward BOT) on selected transport over number of records specified by frame count register. Aborts space operation if TM or BOT is detected before specified frame count. Clears GO bit and sets ATA on termination in control register.
51	Write check forward	Same as read forward
57	Write check reverse	Same as read forward
61	Write forward	Writes forward one tape record on selected transport. Record length is determined by frame count register. Clears GO bit on command termination in control register.
71	Read forward	Reads forward one tape record on selected transport. Clears GO bit on command termination.
77	Read reverse	Reads reverse one tape record on selected transport. Clears GO bit on command termination.

4.3.2 Status Register (DS)

The status register is a 16-bit, read-only register that stores the tape system status information. Table 4-3 defines each bit position. Although the status register multiplexer is in the TM03, inputs to this multiplexer can be generated either by a selected transport, or the TM03 logic itself. Therefore, each bit position in Table 4-3 is identified by one or more of the following designators. They indicate the origin of the input signal.

(SS) = selected transport

(S) = any transport

(M) = TM03 logic

Table 4-3 Status Register Bit Positions

Bit Position	Name	Description
00 (SS)	Slave attention (SLA)	Indicates that a selected transport has come on-line.
01 (SS)	Beginning of tape (BOT)	Indicates that a selected transport has detected BOT marker.
02 (M)	Tape mark (TM)	Indicates that a tape mark has been detected. Remains asserted until next tape motion is initiated.
03 (M)	Identification burst (IDB)	Indicates that a PE identification burst has been detected. Asserted until a subsequent tape motion command is initiated.
04 (SS)	Settle down (SDWN)	Indicates that tape motion on selected transport is stopping.
05 (SS)	Phase-encoded status (PES)	Indicates that selected transport is configured for PE operation. Negated during NRZI operation.
06 (S)	Slave status change (SSC)	Indicates that any transport has just gone on-line, off-line, or has completed a rewind operation.
07 (M)	Drive ready (DRY)	Indicates that both TM03 and selected transport are ready to accept a command.
08 (M)	Drive present (DPR)	Hard-wired set
09	Not used	N/A

Table 4-3 Status Register Bit Positions (Cont)

Bit Position	Name	Description
10 (SS)	End of tape (EOT)	Indicates that selected transport has detected EOT marker during forward tape motion. Is negated when EOT marker is detected during reverse tape motion.
11 (SS)	Write lock (WRL)	Indicates that selected transport is write protected.
12 (SS)	Medium on-line (MOL)	Indicates that selected transport has tape loaded and is on-line.
13 (M/SS)	Positioning in progress (PIP)	Indicates that selected transport is performing a tape motion operation. This bit is asserted by TM03 (M) during a space operation or by the selected transport (SS) during a rewind.
14 (M)	Composite error (ERR)	Indicates that an error condition has occurred. Is asserted whenever any bit in error register is set.
15 (M)	Attention active (ERR)	Is asserted whenever ATTN interface signal is generated. Indicates one of the following conditions. <ol style="list-style-type: none"> 1. TM03 and selected transport require servicing. 2. TM03 and selected transport have become ready after a non-data transfer operation. 3. A slave status change (SSC) has occurred.

4.3.3 Error Register (ER)

Sixteen different error conditions can be detected in the TM03/transport system (Table 4-4). The error register is a 16-bit, read-only register that stores all of the tape system error indications.

TM03/transport errors are categorized as class A and class B. Class B errors terminate an in-progress data transfer, but class A errors do not. The MASSBUS controller is notified of any errors during a data transfer by the immediate assertion of the exception (EXC) signal on the MASSBUS. If the TM03/transport is not performing an operation when an error occurs, or is performing a rewind (the GO bit is clear), the controller is immediately notified of an error condition by the assertion of ATTN on the MASSBUS.

Table 4-4 Error Register Bit Indicators

Bit Position	Name	Description	Error Class
00	Illegal function (ILF)	Indicates that an illegal function code has been transmitted.	B
01	Illegal register (ILR)	Indicates that a read or write from a nonexistent register was attempted.	A
02	Register modification refuse (RMR)	Indicates that during a transport operation ($G = 1$), a write into one of the registers was attempted.*	A
03	Control bus parity (CPAR)	Indicates that an incorrect control bus parity was detected.	A
04	Format (FMT)	Indicates that a transfer with an incorrect format code is attempted. When M8915 bit fiddler is used, a FMT error can also indicate one of the following conditions. <ol style="list-style-type: none"> 1. Microcode parity error 2. M8915 data parity error 3. Illegal microcode instruction 	B

* This does not apply to maintenance or attention summary registers.

Table 4-4 Error Register Bit Indicators (Cont)

Bit Position	Name	Description	Error Class
05	Data bus parity error (DPAE)	Indicates that an incorrect MASSBUS data bus parity error was detected.	A
06	Incorrectable data error or vertical parity error (INC/VPE)	<p>During a PE read operation, indicates that one of the following conditions.</p> <ol style="list-style-type: none"> 1. Multiple (two or more) dead tracks 2. Dead tracks without parity errors 3. Parity errors without dead tracks 4. Skew overflow 5. Parity error in bit fiddler <p>During an NRZI read operation, indicates that a vertical parity error has occurred or that data has occurred after skew delay is over.</p>	A
07	PE format error or LRC error (PEF/LRC)	<p>During a PE read operation, indicates that an incorrect preamble or postamble was detected.</p> <p>During an NRZI write operation, indicates that LRCC read from the tape does not match LRCC computed by the drive from the characters.</p>	A
08	Nonstandard gap (NSG)	Indicates that something was detected in first half of end-of-record gap while a write operation was in progress. Never sets during a read operation.	A
09	Frame count error (FCE)	Indicates that a space operation has ended and frame counter is not clear. Also asserted when MASSBUS controller fails to negate RUN when TM03 asserts EBL.	A

Table 4-4 Error Register Bit Indicators (Cont)

Bit Position	Name	Description	Error Class
10	Correctable skew or illegal tape mark (CS/ITM)	<p>During a PE read operation, indicates that excessive but correctable skew was detected. (This condition is only a warning and does not indicate bad data.)</p> <p>During an NRZI read operation, indicates that characters not legally a tape mark were read and recognized as a tape mark (such as record less than 10-character minimum).</p>	A
11	Nonexecutable function (NEF)	<p>Indicates one of the following conditions.</p> <ol style="list-style-type: none"> 1. A write operation was attempted on a write-protected transport. 2. A space reverse, read reverse, or write check reverse was attempted with tape at BOT. 3. The DEN2 bit in tape control register does not agree with PES status bit in status register during a write operation. 4. A space or write operation was attempted when FCS = 0 in control register. 5. A write operation was attempted with DEN2 = 0 in tape control register (NRZI model) and 2's complement of a number less than 138 is in frame count register. 6. The type of phase-locked loop modules (M8901-YB, YC, or YD) do not agree with type of transport specified by drive type register. This indicates that TM03 and transport are not operating at same tape speed. 	B

Table 4-4 Error Register Bit Indicators (Cont)

Bit Position	Name	Description	Error Class
12	Drive timing error (DTE)	<p>Indicates one of the following conditions.</p> <ol style="list-style-type: none"> 1. During a write operation, WCLK was not received from MASSBUS controller in time to provide a valid tape character. 2. A data transfer (read/write) was attempted when MASSBUS data bus was already occupied. 	B
13	Operation incomplete (OPI)	<p>Indicates that an end of record has not been detected within 7 s from command initiation during a read/write or space operation. Also set if BOT is detected during a read reverse or a space reverse.</p>	B
14	Unsafe (UNS)	<p>Indicates one of the following conditions.</p> <ol style="list-style-type: none"> 1. A program-controlled operation was attempted on a selected transport that is not on-line. 2. An imminent power failure was detected (ACLO). 	B
15	Correctable data error or CRC (COR/CRC)	<p>During a PE read operation, indicates that a single dead track has occurred.</p> <p>During an NRZI operation, indicates that CRCC read off the tape does not match CRCC computed from the characters read off the tape.</p>	A

4.3.4 Maintenance Register (MR)

The maintenance register (M8905-YB) is a 16-bit, read/write register. This register allows complete diagnostic testing of the TM03 data paths and error detection circuitry. The maintenance register can configure the data paths into five wraparound loops, each loop testing certain TM03 circuits. The maintenance register data field is part of these loops and is used to read or write test data into the TM03. Table 4-5 briefly describes each bit in the maintenance register.

Table 4-5 Maintenance Register Bit Positions

Bit Position	Name	Description
00	Maintenance mode (MM)	When set, configures TM03 for maintenance mode operation.
01 – 04	Maintenance operation code (MOP0 – 3)	Controls command execution during maintenance mode. MM and MOP function together to alter normal command execution during maintenance mode.
05	Maintenance clock (MC)	Controls data sequencing through TM03 data path in maintenance mode.
06	Tape speed clock (SWC2)	A clock signal generated by selected slave. Frequency depends on tape speed of selected slave. Used to monitor maintenance mode read operations.
07 – 15	Maintenance data field (MDF0 – 8)	Buffers data generated during wraparound operations. At end of normal NRZI transfers, contains LRC of last record.

4.3.5 Attention Summary Register (AS)

The attention summary register (M8909-YA) is a read/write pseudo-register that consists of one to eight bits, depending on the number of drives (TM03s) on the MASSBUS. The term *pseudo-register* refers to the fact that only one register bit position is physically in each TM03. This bit position reflects the state of the attention active (ATA) status bit for that TM03. Therefore, bit position 0 of the attention summary register is generated by the ATA bit of TM03 number 0; bit position 1 is generated by the ATA bit of TM03 number 1, and so on to bit 7. Bits 8 through 15 are not used.

Unlike the other TM03 registers, the attention summary register is directly selected by the controller without first addressing a particular TM03. Therefore, for a single attention summary register read operation, every TM03 in the system responds by placing the state of its ATA bit in the appropriate bit position on the control bus and disabling its remaining 15 control bus transmitters. This control bus configuration appears as a single register output that collectively informs the controller of all TM03s that require attention ($ATA = 1$). The controller can then selectively examine the error or status registers of each of the affected TM03s to determine the cause of the individual attention conditions.

The controller can also write into the attention summary register; however, the significance of the bits being written is unusual. Writing a 1 into a bit position resets the ATA bit in the TM03 assigned to that bit position; however, writing a 0 has no effect. This unique writing scheme allows the controller to reset, after inspection, all summary bits that were set, without accidentally resetting those bits that may have become set in the meantime. Table 4-6 shows the effects of writing into an attention summary bit position.

Table 4-6 Effects of Writing into Attention Summary Bit Position

ATA Bit Before	Summary Bit Written	ATA Bit After
0	0	0
1	0	1
0	1	0
1	1	0

4.3.6 Frame Count Register (FC)

The frame count register (M8909-YA) is a 16-bit, read/write register that counts tape events. During a data transfer operation, this register is incremented each time a tape character is transferred to or from the tape. However, during a space operation, this register is incremented each time a record is detected. The register output may be read by the controller at any time, but the controller can only write into this register when the transport is not performing a space operation or data transfer (GO negated). The three operations are as follows.

4.3.6.1 Write Operation – For a write operation, the frame count register is loaded (before write initiation) with the 2's complement of the number of tape characters to be written. During the writing process, the frame count register is incremented each time a tape character is recorded. Normal write data transfer terminates when the frame count register overflows to 0.

4.3.6.2 Space Operation – For a space operation, the frame count register functions similarly to a write operation except it is loaded with the 2's complement of the number of records to be spaced. The register is incremented each time a record is detected. The space operation terminates when the register overflows to 0 or a tape mark is sensed.

4.3.6.3 Read Operation – For a read operation, this register is automatically reset before read initiation. The register is then incremented each time a tape character is read. At the end of the read operation, the frame count register contains a count of the number of characters read.

4.3.7 Drive Type Register (DT)

The drive type register (M8933) is a 16-bit, read-only register. The register content identifies the type of formatter and transport being used. When a read from this register is performed, the register output is applied to the appropriate multiplexer bit positions. Bits 0 through 8 (DT0 – 8) of this register identify the type and status of the selected formatter and transport. If a nonexistent transport is selected or if the selected transport is not powered up, DT0 through DT8 will contain 050₈. If the selected transport is powered up, the drive type code will be 05X₈, where X represents bits DT0, DT1, and DT2 and indicates the type of slave. Bits DT0 through DT8 are coded as shown in Table 4-7 for the TM03. Neither INIT nor drive clear can affect bits DT0 through DT8.

Table 4-8 describes each bit of the drive type register.

Table 4-7 Type and Status of Selected Formatter and Transport

Drive Type (DT)									
8	7	6	5*	4	3	2	1	0	Selection
0	0	0	1	0	1	0	0	0	Unselected slave
0	0	0	1	0	1	0	0	1	114.3 cm per s (45 in/s), slave selected
0	0	0	1	0	1	0	1	0	190.5 cm per s (75 in/s), slave selected
0	0	0	1	0	1	1	0	0	317.5 cm per s (125 in/s), slave selected

* DT5 indicates the type of formatter being used.

DT5 = 0 = TM02

DT5 = 1 = TM03

(142054₈ = TM03/TU77 selected)

Table 4-8 Drive Type Register Bit Positions

Bit Position	Name	Description
00 – 08	Drive type (DT0 – 8)	Specifies type of formatter and transport.
09	N/A	Not used
10	Slave present (SPR)	Asserted when a transport is powered up and has been assigned selection code contained in tape control register.
11	Drive request required (DRQ)	Always negated to indicate that device is a single port unit.
12	7-channel (7CH)	Always negated. The TM03 does not interface with 7-channel transports.
13	Moving head (MOH)	Always negated to indicate that the device is not a moving head unit.
14	Tape drive (TAP)	Always asserted to indicate that the device is a tape transport.
15	Not sector addressed (NSA)	Always asserted to indicate that the device is not sector addressable.

4.3.8 Check Character Register (CK)

The check character register (M8905-YB) is a 9-bit, read-only register that permits the programmer to check the validity of a data transfer. At the end of an NRZI read operation, this register contains the CRCC for that operation. Therefore, the programmer can determine if the CRCC generator logic is functioning correctly. At the end of a PE read operation, this register contains a dead track indication ($DT = 1$) of any track that may have dropped one or more bits during the operation.

4.3.9 Serial Number Register (SN)

The serial number register is a 16-bit, read-only register. It contains a binary coded decimal (BCD) that represents the four least significant digits of the transport serial number.

4.3.10 Tape Control Register (TC)

The tape control register (M8905-YB) is a 16-bit read/write register that selects an existing transport and configures it to a particular operational mode.

Table 4-9 briefly describes each bit position.

Table 4-9 Tape Control Register Bit Positions

Bit Position	Name	Description
00 – 02	Slave select (SS0 – 2)	Specifies unit number of transport to be used.
03	Even parity (EV PAR)	When set for NRZI operation, even parity is written or read from tape. Ignored during PE operation. (PE operations are always odd parity.)
04 – 07	Format select (FMT SEL0 – 3)	Specifies MASSBUS-to-tape character formatting during a write operation or tape character-to-MASSBUS formatting during a read operation. Format codes are as follows.* Refer to Chapter 5 for detailed explanations of data formats. 0000-PDP-10 format: 10-core dump 0001-PDP-15 format: 15-core dump 0011-PDP-10 format: 10-compatible 1100-PDP-11 format: 11-normal 1101-PDP-11 format: 11-core dump 1110-PDP-15 format: 15-normal 1111-PDP-11 format: reserved

Table 4-9 Tape Control Register Bit Positions (Cont)

Bit Position	Name	Description																												
08 – 10	Density select (DEN0 – 2)	Specifies tape character density during read or write operations as follows. † <table><thead><tr><th colspan="3"></th><th>Density</th></tr><tr><th>DEN2</th><th>DEN1</th><th>DEN0</th><th>(bits/in)</th></tr></thead><tbody><tr><td>0</td><td>1</td><td>1</td><td>800 NRZI</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1600 PE</td></tr><tr><td>1</td><td>0</td><td>1</td><td>Reserved</td></tr><tr><td>1</td><td>1</td><td>0</td><td>Reserved</td></tr><tr><td>1</td><td>1</td><td>1</td><td>Reserved</td></tr></tbody></table>				Density	DEN2	DEN1	DEN0	(bits/in)	0	1	1	800 NRZI	1	0	0	1600 PE	1	0	1	Reserved	1	1	0	Reserved	1	1	1	Reserved
			Density																											
DEN2	DEN1	DEN0	(bits/in)																											
0	1	1	800 NRZI																											
1	0	0	1600 PE																											
1	0	1	Reserved																											
1	1	0	Reserved																											
1	1	1	Reserved																											
11	Not used	N/A																												
12	Enable abort on data transfer errors (EAODTE)	When set, immediately aborts a write or read operation for one of the following errors. COR/CRC – error register bit 15 PEF/LRC – error register bit 7 INC/VPE – error register bit 6 DPAR – error register bit 5																												
13	Slave address change (SAC)	Asserted whenever slave select bits of tape control register are changed. Negated on next drive set pulse.																												
14	Frame count status (FCS)	Is normally set at end of a write into frame count register. However, if FCS = 0, and a space or write command with GO = 1 is loaded, a nonexecutable function (NEF) error is generated and the command is not executed. Is reset when frame count register overflows.																												
15	Acceleration (ACCL)	This read-only bit is asserted when transport is not actively reading or writing data.																												

* Codes 0000 and 0011 use an M8915 data formatting module. This is used by 36-bit processors.

Codes 1100 and 1110 use an M8906 data formatting module. This is used by PDP-11 and VAX processors.

All other format codes are invalid. An invalid code causes a format error (FMT – error register bit 4) when a data transfer command with FO = 1 is loaded.

† DEN2 bit selects 800 and 1600 bits/in. DEN1 and DEN0 bits are not used. DEN codes 58, 68, and 78 are reserved for future use.

5 DATA FORMATS

5.1 GENERAL

This chapter illustrates how the TM03 maps MASSBUS transfers onto tape during write operations and how tape characters are mapped onto the MASSBUS data lines during read operations. It defines PDP-10 and PDP-11 processor bits and shows bit locations during a MASSBUS transfer. This chapter also shows the pack/unpack format of the processor words into tape frames for the various formatting modes.

5.2 MASSBUS/TM03 TRANSFERS

Consider a single record that is read from or written on tape. Assume four MASSBUS transfers occur during the writing (reading) of this record and that the contents of the first transfer is 111111_8 , the contents of the second transfer is 222222_8 , the third 333333_8 , and the fourth 444444_8 . If the write (or read) is in a forward direction, the four MASSBUS/TM03 transfers are as follows.

111111_8 – first transfer
 222222_8 – second transfer
 333333_8 – third transfer
 444444_8 – fourth transfer

If the read is in a reverse direction, the four MASSBUS/TM03 transfers are as follows.

444444_8 – first transfer
 333333_8 – second transfer
 444444_8 – third transfer
 111111_8 – fourth transfer

Words transferred between memory and the TM03 are formatted on the MASSBUS according to the processor used. Two transfers are required to transmit a 36-bit PDP-10 word while only a single transfer is required for a 16-bit PDP-11 word. The word formats on the MASSBUS for the PDP-10 and PDP-11 are shown in Tables 5-1 and 5-2. The 18 data lines on the MASSBUS are designated D0 through D17.

Table 5-1 PDP-10 MASSBUS Word Format

D17 – D0	MASSBUS Data Lines
B0 (MSB) – B17	First MASSBUS transfer*
B18 – B35 (LSB)	Second MASSBUS transfer*

* In read reverse, the order of MASSBUS transfers are reversed, that is, B18 through B35 transfer first and B0 through B17 transfer second.

Table 5-2 PDP-11 MASSBUS Word Format

D15 – D0*	MASSBUS Data Lines
R15 (MSB) – R0 (LSB)	MASSBUS transfer

* D17 and D16 are not used.

5.3 TM03/TAPE FRAME PACKING AND UNPACKING

5.3.1 Frame Packing

In a write operation, the processor data word in the TM03 is disassembled and packed onto tape in a number of tape characters or frames. The number of frames depends on the processor used and the mode of operation.

5.3.2 Frame Unpacking

In a read operation, the tape frames are read off tape (unpacked) and assembled into a data word for MASSBUS transfer.

5.3.3 Packing/Unpacking Formats

Tables 5-3 through 5-6 show the packing/unpacking formats for the PDP-10 and PDP-11 processors in various format modes. During a read reverse operation, the frames are read off tape in reverse order.

NOTE

In any given transfer, the frame count register must contain the 2's complement of the number of frames required to transfer complete processor words to or from tape. For example, in the PDP-10 core dump mode (Table 5-4), it takes five tape frames to read or write a word on tape. The frame count register must be loaded with the 2's complement of 5 times the number of words read or written.

25-word transfer: $25 \times 5 = 125$ frames

26-word transfer: $26 \times 5 = 130$ frames

27-word transfer: $27 \times 5 = 135$ frames

Table 5-3 PDP-10 Compatibility Mode – Format Code 0011

Tape Frames	Tape Track Positions								
	TP	T7*	T6	T5	T4	T3	T2	T1	T0†
1	P	B0	B1	B2	B3	B4	B5	B6	B7
2	P	B8	B9	B10	B11	B12	B13	B14	B15
3	P	B16	B17	B18	B19	B20	B21	B22	B23
4	P	B24	B25	B26	B27	B28	B29	B30	B31

* MSB

† LSB

Table 5-4 PDP-10 Core Dump Mode – Format Code 0000

Tape Frames	Tape Track Positions								
	TP	T7*	T6	T5	T4	T3	T2	T1	T0†
1	P	B0	B1	B2	B3	B4	B5	B6	B7
2	P	B8	B9	B10	B11	B12	B13	B14	B15
3	P	B16	B17	B18	B19	B20	B21	B22	B23
4	P	B24	B25	B26	B27	B28	B29	B30	B31
5	P	0	0	0	0	B32	B33	B34	B35

* MSB

† LSB

Table 5-5 PDP-11 Normal Mode – Format Code 1100

Tape Frames	Tape Track Positions								
	TP	T7*	T6	T5	T4	T3	T2	T1	T0†
1	P	R7	R6	R5	R4	R3	R2	R1	R0
2	P	R15	R14	R13	R12	R11	R10	R9	R8

* MSB

† LSB

Table 5-6 PDP-11 Core Dump Mode – Format Code 1101

Tape Frames	Tape Track Positions								
	TP	T7	T6	T5	T4	T3*	T2	T1	T0†
1	P	–	–	–	–	R3	R2	R1	R0
2	P	–	–	–	–	R7	R6	R5	R4
3	P	–	–	–	–	R11	R10	R9	R8
4	P	–	–	–	–	R15	R14	R13	R12

* MSB

† LSB

