

**digital**

**RX01**

**Engineering Drawings**


**Digital Equipment Corporation**

The material herein is for information purposes only and is subject to change without notice. Digital Equipment Corporation assumes no responsibility for any errors which may appear herein.

These drawings and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.  
Copyright © 1975, Digital Equipment Corporation








TITLE	SHEET	OF	SIZE	CODE	NUMBER	REV
RX01 FLOPPY DISK DRIVE	2	3	B	DD	RX01-0	B



"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE CONSTRUCTION OF ANY ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"

**NOTES:**


- ⊙ REPRESENTS A 1/8 DIA PAD LOCATED ON SIDE 2 UNLESS OTHERWISE SPECIFIED
- A. ALL RESISTORS ARE 1/4 W, ± 5%  
B. ALL UNUSED PINS FOR J1 ARE TIED TO GND
- INSTALL JUMPER W1 AFTER MODULE TEST
- POINT E67 1/8" ABOVE SURFACE OF MODULE



23-11A2	7	16
2 02	9	10
3 40	1	8
74 75	5	16
74 74	5	16
74 61	8	16
74 74	8	16
74 13	5	16
4-103	11	4
74H.06	13	5
7489	8	16
74150	12	24
7442	8	16
8866	8	16
74193	8	16
74154	12	24
IC TYPE	GND	+5V

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY EXCEPTIONS ARE STATED ABOVE

IC PIN LOCATIONS



REV. 1-0-72 M7726-0-1

DATE 11/29/75

DESIGNED BY: [Signature]

CHECKED BY: [Signature]

APPROVED BY: [Signature]

CHARLES YOUSE

12-15-75

M7726-00004 IE

P. KOTSCHENTHER

QTY	REF. DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
PARTS LIST				
	ETCH BOARD REV. B			
FIRST USED ON OPTION MODEL: 7726				
NEXT HIGHER ASSY: [Blank]				
DEC. NO.	EIA NO.	DEC. NO.	EIA NO.	
SEMICONDUCTOR CONVERSION CHART				
SCALE: [Blank]				
SHEET 7 OF 9				
TITLE: FLOPPY DISK CONTROLLER			PART NO. DCS M7726-0-1	

DCS M7726-0-1

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION.

PARTS LIST

QTY	REF	DESIGNATION	DESCRIPTION	PART NO.	ITEM
	REF		X-Y COORDINATE HOLE LOCATION	KCO-M7726-B-4	1
	REF		ASSY/DRILLING HOLE LAYOUT	D-AH-M7726-B-5	2
	REF		MODULE ECO HISTORY	B-MH-M7726-B-6	3
1			ETCHED CIRCUIT BOARD	5011390	4
1	J3		RECEP 36 PIN (BENOEK)	8-MD-559 07-1	5
1	J8		I/C SOCKET, 16 PIN BOLD, LOW PROFILE	1211813-02	6
1	M37		RES 10K 1/4W 5% CC	1300479-00	7
3	C 99, C96 - C102		CAP 6.8 uF 35V 10% S.TANT	1005306-00	8
93	C1 - C93		CAP .01 uF 50V AXIAL CER	1001610-00	9
1	C95		CAP 12 PF 100V 5% CC	1002087-00	10
3	D1 - D3		DIODE 1N4004	1105796-00	11
1	D4		DIODE 1N746A 3.8V 5% CC	1104860-00	12
1	E 39		RES 100 1/2W 5% CC	1300228-00	13
3	J4		HEADBR. 2PIN (MALE)	1212204-00	14
8	E2, E4, E6, E8, E10 E12, E14, E16		RES 470 1/4W 5% CC	1300316-00	15
6	E27, E29, E31, E47, E52 E43, E41, E45		RES 390 1/4W 5% CC	1300309-00	16
5	E1, E49 - E51, E57		RES 3K 1/4W 5% CC	1300432-00	17
3	E70, E28, E30, E38 E42, E48, E46, E44, E53		RES 180 1/4W 5% CC	1301322-00	18
8	E3, E5, E7, E9, E11 E13, E15, E17		RES 820 1/4W 5% CC	1301775-00	19
1	E35		RES 300 1/4W 5% CC	1301425-00	20
3	E18 - E25		RES 2K 1/4W 5% CC	1302388-00	21
1	E34		RES 261 1/4W 1% MF	1302873-00	22
1	E33		RES 287 1/4W 1% MF	1305124-00	23
1	E44		RES 32K 1/4W 5% CC	1303179-00	24
3	E54 - E56		RES 1K 1/4W 5% CC	1300345-00	25
1	E48		TRANS 1N4148	1507205-00	26
1	E47		TRANS 1N4148	1507206-00	27
1	E45		TRANS 1N4148	1905597-00	28
5	E40		I.C. 74123	1905575-00	29
2	E43, E64		I.C. 74123	1905576-00	30
1	E73		I.C. 74123	1905580-00	31
1	E55		I.C. 74123	1905635-00	32
1	E54		I.C. 74123	1909004-00	33
3	E68, E70		I.C. 74123	1909056-00	34
3	E50, E70		I.C. 74123	1909267-00	35
5	E9, E69, E78, E79, E90		I.C. 74123	1909667-00	36
1	E39, E16		I.C. 74123	1909586-00	37
1	E 5		I.C. 74123	1909701-00	38
2	E1, E7		I.C. 8255	1909705-00	39
1	E61		I.C. 74123	1909931-00	40
3	E74, E92		I.C. 74123	1910011-00	41
4	E88, E85, E90, E9		I.C. 74123	1910015-00	42
2	E27, E37		I.C. 8255	1909934-00	43
1	E22		I.C. 74123	1910546-00	44
1	E65		I.C. 74123	1910591-00	45
1	E49		I.C. 74123	1910153-00	46
2	E11, E12		I.C. 74123	1910155-00	47
2	E97, E98		I.C. 74123	1910394-00	48
1	E50		I.C. 74123	1910408-00	49
3	E80, E81, E87		I.C. 74123	1910409-00	50
1	E42		I.C. 74123	1910430-00	51

REVISIONS		
CHK	CHANGE NO	REV


PARTS LIST

QTY	REF	DESIGNATION	DESCRIPTION	PART NO.	ITEM
2	E45, E46		I.C. 74194	1910623-00	52
8	E23, E24, E25, E26 E30, E31, E32, E36		I.C. 74161	1910650-00	53
3	E84, E85, E86		I.C. 74174	1910652-00	54
7	E53		I.C. 74227	1910878-00	55
3	E28, E38, E44		I.C. 74175	1910651-00	56
2	E10, EGG		I.C. 8240	1911469-00	57
1	E33		I.C. 2102 680 NS	2111318-02	58
					59
6	E35, E39, E62, E63 E73, E83		8PINS IC SPACER		60
1	E67		CRYSTAL OSCILLATOR 20MHZ	1811660-00	61
7	E41, E71, E93, E52		I.C. 74137	1910544-00	62
1	E51		I.C. 74148	1908057-00	63
1	E77		I.C. 74148	1908058-00	64
					65
NR			750 ANG BOLD WIRE (VCL)	310290-55	66
1	J1		CONN 40 PIN ET ANG. HDG	1209941-02	67
1	(J1)		LATCH, LEFT FOR ET ANG HDG	1209941-03	68
1	(J1)		LATCH, RIGHT FOR ET ANG HDG	1209941-04	69
1	E13		I.C. 256 X 4 ROM FLD0L	23111A2	70
1	E3		I.C. 256 X 4 ROM FLD0H	23112A2	71
1	E14		I.C. 256 X 4 ROM FLD1C	23257A2	72
1	E4		I.C. 256 X 4 ROM FLD1H	23258A2	73
1	E15		I.C. 256 X 4 ROM FLD1L	23115A2	74
1	E5		I.C. 256 X 4 ROM FLD2H	23116A2	75
1	E16		I.C. 256 X 4 ROM FLD3L	23117A2	76
1	E6		I.C. 256 X 4 ROM FLD3H	23118A2	77
1	E17		I.C. 256 X 4 ROM FLD4L	23259A2	78
1	E7		I.C. 256 X 4 ROM FLD4H	23260A2	79
1	E18		I.C. 256 X 4 ROM FLD5L	23112A2	80
1	E8		I.C. 256 X 4 ROM FLD5H	23112A2	81
1	R33		RES 150 1/4W 5% CC	1300250-00	82

SPARE I.C. GATES			
TYPE	LOCATION	PINS	DESCRIPTION
74184	E61	1,2	INVERTER
74184	E64	12,13	INVERTER
74184	E76	12,13	INVERTER
74184	E11	1,2,3,8,9,18	2 INPUT AND
74184	E72	1,2,3,9,5,6,8,18	2 INPUT NAND
74137	E65	8,9,18	2 INPUT NAND BUFFER
8881	E2	8,9,18	2 INPUT NAND G.C.
74110	E51	3,4,5,6	3 INPUT NAND
74140	E77	1,2,4,5,6	4 INPUT NAND BUFFER
74102	E84	4,5,6	2 INPUT NOR
8640	E66	2,6,7,11,12,13,3,5,6	2 INPUT NOR RCVR
74127	E53	1,2,12,13	3 INPUT NOR
74186	E92	9,5,6	2 INPUT XOR
74186	E74	1,2,3,9,5,6	2 INPUT XOR
74154	E73	1,2,3,4,5,6	DTYPE FLIP FLOP
741106	E58	1,2,3,4,14,15,16	J K FLIP FLOP
74123	E42	1,2,3,4,13,14,15	ONE SHOT

ALLOWABLE SUBSTITUTIONS					
PREFERRED			REPLACEMENT		
TYPE	ITEM #	P.N.	TYPE	ITEM #	P.N.
74184	48	1910396-00	3101A	1910653-00	
74123	48	1910396-00	8725	1911162-00	


THIS DRAWING AND SPECIFICATIONS ARE THE PROPERTY OF DCS. NO PART OF THIS DRAWING IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF DCS. © 1974 DCS. ALL RIGHTS RESERVED.



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
 COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

1-0-922LWS02




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	FLOPPY DISK CONTROLLER (D4)	SIZE CODE	DCS M7726-0-1	NUMBER	REV.
SCALE	1/8" = 1"	SHEET	4	OF	9
DIST.					

REV. F  
DCS M7726-0-1


"THIS DRAWING AND SPECIFICATION, HEREIN, ARE THE PROPERTY OF GENERAL ELECTRIC COMPANY. NO REPRODUCTION OR TRANSMISSION OF ANY KIND IS TO BE MADE IN ANY MANNER OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT EXPRESS WRITTEN PERMISSION OF GENERAL ELECTRIC COMPANY."

1-0-922211SSQ



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE FLOPPY DISK CONTROLLER (D5) SIZE CODE DCSM7726-0-1 NUMBER REV. F



THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF GENERAL ELECTRIC COMPANY AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE REPRODUCTION OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 GENERAL ELECTRIC COMPANY


1-0-9211W SCD 2

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE FLOPPY DISK CONTROLLER (D6) SIZE CODE DCS M7726-0-1 NUMBER 7 REV. F  
SCALE 1:1 SHEET 2 OF 3 DWT.

DCS M7726-0-1

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF GENERAL ELECTRIC COMPANY AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT WITHOUT PERMISSION OF GENERAL ELECTRIC COMPANY. COPYRIGHT © 1974, GENERAL ELECTRIC COMPANY.



REVISIONS		
CHK	CHANGE NO.	REV.

DCSM77-0-0-1

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




Table with 3 columns: CHK, CHANGE NO., REV. It is currently empty.

M:726-0-1

THIS DRAWING AND INFORMATION HEREON ARE THE PROPERTY OF BURROUGHS WELLCORP. COMPANY AND SHALL NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF BURROUGHS WELLCORP. COMPANY.  
Copyright © 1974, BURROUGHS WELLCORP. COMPANY

THIS LIST GIVES THE SOURCE AND DESTINATIONS OF SIGNAL NAMES WITHIN THE M7726 PRINT SET. SIGNAL NAMES THAT DO NOT APPEAR ON THIS LIST ARE PRESENT FOR INFORMATION ONLY. THEY DO NOT INDICATE CONNECTIONS TO OTHER POINTS IN THE PRINT SET.

**INTERFACE** REFERS TO SIGNALS ON THE INTERFACE BUSES  
**DRIVE** REFERS TO SIGNALS ON THE DRIVE BUSES  
**POWER SUPPLY** REFERS TO VOLTAGES FROM THE POWER SUPPLY  
**KM11** REFERS TO SIGNALS ON J3 THE MAINTENANCE CONNECTOR

SIGNAL NAME	ORIGIN	DESTINATION
BTP J H	D7-C1	D4-A5, D5-A6, D6-D6
CLK BAR L	D5-C7	D4-A3
CLK CNTR L	D5-B7	D3-B7, D8-A4
CLK CRC L	D5-C7	D7-B7
CRTP OVFLW H	D3-C5	D6-D4, D8-C6, D8-B4
CLK SEC BUS L	D5-C7	D4-B2
CLK SP ADDR REG L	D4-B3	D3-A4
CLK SR L	D5-B7	D3-B4
CUNTR L	KM11	D7-C7
CMC10 (1) H	D7-H1	D4-C6
CMC10 (1) L	D7-A1	D7-B7
C1 (1) AN	D3-A6	D4-B3, D5-B4, D8-D4, D8-C4
C1 (1) M	D3-A6	D3-C5, D3-B7, D7-B8
C1 (1) L	D3-A6	D5-D6, D7-B8, D8-D4, D8-B4
C0 (1) H	D3-A6	D3-C7, D3-A2, D4-B1, D5-B4, D7-B8
C0 (1) L	D3-A6	D3-B2, D4-B3, D7-B8, D8-B3
DATA I L	D8-D5	D4-A2
DISABLE ROMS L	TEST PAD	D4-D4
DO INET L	D8-B4	D5-B4
DRV BUSS H	D5-D4	D4-A4
DRV ERASE H	D5-B1	DRIVE
DRV OUT H	D5-C1	DRIVE
DRV LOAD HEAD H	D5-A1	DRIVE
DRV STEP L	D5-C1	DRIVE
DRV INIT + PC	D8-B6	DRIVE
DRV ABOVE TK 43 H	D5-B1	DRIVE
DRV RAW DATA L	DRIVE	D4-A8
DRV SEL CLK 1 H	DRIVE	D5-B1
DRV SEL INDX H	DRIVE	D5-A1
DRV SKL TRK 0 H	DRIVE	D5-B1
DRV WT DATA	D5-B1	DRIVE
DRV V/T GATE H	D5-C1	DRIVE
DRV CEL WT PROT L	DRIVE	D8-C8
KND WIND L	D4-D3	D4-D8
ERROR HLT KNABLE L	KM11	D7-C7

OB1 (1) H	D5-D4	D7-B8
OB3 (1) H	D5-C4	D8-B6
PC 0 (1) H	D4-A1	KM11
PC 1 (1) H	D4-A1	KM11
PC 2 (1) H	D4-A1	KM11
PC 3 (1) H	D4-A1	KM11
PC 4 (1) H	D4-A1	KM11
PC 5 (1) H	D4-A1	KM11
PC 6 (1) H	D4-A1	KM11
PC 7 (1) H	D4-A1	KM11
PC LOAD KN L	D8-D1	D6-A8
ROM OUT 0	D4-D1	D3-C8
ROM OUT 1	D4-D1	D3-C8
ROM OUT 2	D4-D1	D3-C8
ROM OUT 3	D4-D1	D3-C8
ROM OUT 4	D4-D1	D3-C8
ROM OUT 5	D4-D1	D3-C8
ROM OUT 6	D4-D1	D3-C8
ROM OUT 7	D4-D1	D3-C8
RX DATA (1) L	D5-C1, INTERFACE	INTERFACE, D8-D8
RX DONE L	D5-D1	INTERFACE
RX ERROR L	D5-D1	INTERFACE
RX INIT L	INTERFACE	D8-B8
RX OUT L	D5-D1	INTERFACE
RX RUN L	INTERFACE	D8-B8
RX SHIFT L	D5-C1	INTERFACE
RX TRANSFER REQUEST	D5-D1	INTERFACE
RX 12 HIT L	INTERFACE	D8-B8
SKC BUF OVFLW H	D4-A1	D8-C6
SKC NUM OUT (1) H	D4-C1	D5-C4, D8-B6
SKC NUM H	D5-B4	D5-C4
SFL 0 (1) H	D3-A6	D5-C4, D6-C8, D8-B6, KM11
SEL 1 (1) H	D3-A6	D5-C8, D6-C8, D8-B6, KM11
SEL 2 (1) H	D3-B6	D5-C8, D6-C8, D8-B6, KM11
SEL J (1) H	D3-B6	D5-C8, D6-C8, D8-B6, KM11
SEP CLK (1) H	D4-B4	D8-C6
SEP DATA (1) H	D4-B5	D3-A2
SEP DATA (1) L	D4-B5	D4-A2, D7-A8, D8-C8
SK H	D5-B4	D5-C4
SR LOAD H	D3-B3	D3-C4
SR NSB (1) H	D3-D3	D5-C4, D8-C8, D8-C6
SYN INDEX (1) H	D5-A5	D8-C6

FLAG (1) H	D5-B3	D8-B6
FLD 0 L	D6-D6	D6-A3, D6-A2
FLD 1 L	D6-D6	D6-B1, D6-B2
FLD 2 L	D6-D6	D6-C3, D6-C2
FLD 3 L	D6-D6	D6-A6, D6-A4
FLD 4 L	D6-D6	D6-B6, D6-B4
FLD 5 L	D6-D6	D6-C6, D6-C4
HALT H	D7-C3	KM11
HALT L	KM11	D7-C7
HIGH 1	D7-C4	D3-D6, D3-D4, D3-C6, D3-C4, D4-A3
HIGH 2	D7-B4	D4-B1, D5-D5, D6-A8
HIGH 3	D7-B4	D4-A5, D5-B7, D5-A7, D5-B4, D7-D5
HONE H	D5-H2	D7-D4, D7-C4, D7-C5, D8-D5, D8-B3
INIT + PC A L	D8-A4	D4-D8, D4-C8, D4-D7, D4-D5, D8-C6
INIT + PC H	D8-A4	D3-C5, D3-B4, D3-A4, D3-A7, D4-B6
INIT + PC L	D8-A4	D4-B5, D4-B8, D7-C5, D8-B2
INST 0 (1) H	D3-B6	D4-D5, D4-C5, D7-D4
INST 0 (1) L	D3-B6	D4-B3, D5-A5, D6-A8
INST 1 (1) H	D3-B6	KM11, D8-B5
INST 1 (1) L	D3-B6	D8-C5
INST DIS H	D8-B1	KM11
INST DIS L	D8-B1	D8-B5
INTERT BUSS H	D5-D4	D8-C5
JUMP L	D8-C3	D8-B5
I.D. RM + CLK PC L	D4-C1	D8-C7
I.D. SCATCH PAD L	D5-B6	D8-AH, D1-AH
MAINT DIS L	TEST PAD	D8-B1
MIS CLK (1) L	D4-C4	D8-C8
MUX OUT 0	D3-C7	D8-A8
MUX OUT 1	D3-C7	D8-A8
MUX OUT 2	D3-C7	D8-A8
MUX OUT 3	D3-C7	D8-A8
MUX OUT 4	D3-C7	D8-B8
MUX OUT 5	D3-D7	D8-B8
MUX OUT 6	D3-D7	D8-B8
MUX OUT 7	D3-D7	D8-B8

TP3 H	D7-D3	D7-C6, D8-B4, D8-C5
TP3 L	D7-D3	D5-B8
TP4 H	D7-D2	D8-C3
TP4 L	D7-D3	D8-H2
WRK CLK CNTR L	D8-C2	D3-B7
20 MHZ CLK	D7-C5	D4-C8, D4-D7
GND	POWER SUPPLY	D1-A4
+5V	POWER SUPPLY	D1-A4, D8-A7
+7V	POWER SUPPLY	D8-A7
+10V	POWER SUPPLY	D8-B8

REVISIONS		
CHK	CHANGE NO.	REV.

D|CS M7726-0-1 F

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission. COPYRIGHT ©

1976 DIGITAL EQUIR CORR

FIRST USED ON OPTION MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
RXØ1				
PARTS LIST				
DRN <i>W. Henin</i>	DATE 18 FEB. 76	<div style="display: flex; align-items: center;"> <b>DIGITAL EQUIPMENT CORPORATION</b>  <small>MAYNARD, MASSACHUSETTS</small> </div> <p>TITLE <b>FLOPPY CONTROLLER FIRMWARE</b></p>		
CHK'D <i>W. Henin</i>	DATE 15 FEB. 76			
ENG <i>P. K. ...</i>	DATE 2/19/76			
PROJ. ENG. <i>Charles &amp; Jones</i>	DATE 2/23/76			
PROD. <i>Jack Miller</i>	DATE 2/23/76			
NEXT HIGHER ASSEMBLY				
SCALE		SIZE CODE	NUMBER	REV.
		K SP	RXØ1-Ø-2	
SHEET 1 OF 1		DIST.		

/RX01 FLOPPY CONTROLLER FIRMWARE

/THIS SYMBOL TABLE REPLACES THE NORMAL PAL SYMBOL TABLE AND DEFINES  
/THE INSTRUCTIONS POSSIBLE BY THE RX01 CONTROLLER

/DO INSTRUCTIONS

0002	SET=2		
0000	CLR=0		
0072	ONE=2		
0000	ZERO=0		
0000	I080=0		/INTERFACE=DISK BUSS OUTPUT BUFFER
0004	I081=4		
0010	I082=10		
0014	I083=14		
0020	I084=20		
0024	I085=24		
0030	I086=30		
0000	INTERF=CLR I080		/I080 SELECTS EITHER INTERFACE OR DISK BUSS. CLR= INTERFACE
0002	DISK=SET I080		/SET=DISK
0004	ERR=I081		/INTERFACE BUFFER DEFINITIONS
0010	XREQ=I082		/SET TO INDICATE THAT AN RX01 ERROR HAS OCCURED
0014	I0OUT=I083		/SET TO REQUEST AN RX01 WORD TRANSFER
0020	DONE=I084		/DIRECTION FOR DATA LINE. SET=TO INTERFACE
0024	SHIFT=I085		/SET TO INDICATE RX01 READYNES TO ACCEPT A COMMAND
0030	SECDAT=I086		/SHIFT FOR DATA LINE
			/SELECTS SOURCE FOR DATA OUT OF CONTROLLER ON DATA LINE
			/SET=SECTOR BUFFER CLR=SHIFT REGISTER MOST SIG BIT
0004	WGATE=I081		/DISK BUFFER DEFINITIONS
0010	STPHDS=I082		/WRITE CURRET ENABLE WHEN SET
0014	HDOUT=I083		/HEAD STEP. TWO PULSES REQUIRED FOR EACH TRACK
0020	EGATE=I084		/DIRECTION OF HEAD MOTION
0024	LOWCUR=I085		/ERASE CURRENT ENABLE
			/SPECIFIES WRITE CURRENT LEVEL
0034	UNITS=34		/SELECTS ONE OF TWO DRIVES. UNIT (ZERO)(ONE)
0040	UNHD=40		/DEACTIVATES HEAD LOAD SOLOINOID OF SELECTED DRIVE
0042	LHD=42		/ACTIVATES HEAD LOAD SOLOINOID OF SELECTED DRIVE
0044	BAR=44		/SECTOR BUFFER ADDRESS REGISTER CONTROL
0001	LONG=1		/FORMAT: CLR BAR (SHORT)(LONG)
0000	SHORT=0		/SHORT PRESETS FOR COUNT OF 1024
0002	INCR=2		/LONG PRESETS FOR COUNT OF 4096
			/FORMAT: INCR BAR INCREMENT THE BUFFER ADDRESS REG.

0050	WRTBUF=50		/SECTOR BUFFER WRITE CLOCK
0003	START=3		/FORMAT: (STPAT)(PIN) WRTBUF
0000	FINE=0		/A 750NS MINIMUM PULSE IS REQUIRED
0054	CRC=54		/CRC REGISTER CONTROL
0057	PRECRC=57		/FORMAT: CRC (ONE)(ZERO) SPECIFIES DATA TO
0055	DATCRC=55		/BE JAMMED INTO CRC GENERATOR/CHECKER
			/PRESETS CRC REG TO ALL ONES
			/SHIFTS SEPERATED DATA INTO CRC CIRCUIT
0060	FLAG=60		/GENERAL PURPOSE FLAG CONTROL
0002	ON=2		/FORMAT: FLAG (ON)(OFF)(TOG)
0001	OFF=1		/SET FLAG
0003	TOG=3		/CLR FLAG
			/TOGGLE FLAG
0064	LSP=64		/LOAD OPEN SCRATCHPAD REG WITH CONTENTS OF SHIFT REG
0070	LCT=70		/LOAD COUNTER WITH CONTENTS OF NEXT ROM LOCATION
0071	ESP=71		/LOAD COUNTER WITH CONTENTS OF OPEN SCRATCHPAD
0073	ICT=73		/INCREMENT COUNTER
0074	ROTATE=74		/SHIFT REGISTER CONTROL
			/FORMAT: ROTATE(ONE)(ZERO)
			/SHIFTS SHIFT REG TOWARDS MOST SIGNIFICANT BIT
			/WHILE INSERTING A ONE OR ZERO INTO THE LEAST
			/SIGNIFICANT BIT
0075	LSR=75		/LOAD SHIFT REGISTER WITH CONTENTS OF COUNTER
0077	DATSR=77		/SHIFT REG TOWARDS MSB WHILE INSERTING SEPERATED
			/DATA INTO LSR

```

87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174

/BRANCH INSTRUCTIONS AND CONDITIONS

0100 BR=100
      /FORMAT: BR COND (T)(F)(ONE)(ZERO)
      /IF CONDITION IS MET, A BRANCH IS MADE WITHIN
      /THE CURRENT FIELD USING THE CONTENTS OF THE
      /NEXT ROM LOCATION AS THE BRANCH ADDRESS
      /IF THE CONDITION IS NOT MET, THE NEXT ROM LOCATION
      /IS IGNORED AND THE FOLLOWING INSTRUCTION IS EXECUTED
      /FORMAT: MBR COND (T)(ONE)
      /THE COUNTER IS INCREMENTED WITH EVERY EXECUTION OF
      /THIS INSTRUCTION, THE MBR IS REPEATEDLY
      /EXECUTED UNTILL EITHER THE COUNTER OVERFLOWS OR
      /THE CONDITION IS MET. IF THE CONDITION IS MET
      /THE BRANCH IS MADE. IF THE COUNTER OVERFLOWS
      /IS EXECUTED
      /REQUIRES THE CONDITION TO BE FALSE
      /IF APPENDED TO THE JUMP, BR OR MBR INSTRUCTION,
      /CAUSES THE BRANCH ADDRESS TO BE TAKEN FROM THE
      /OPEN SCRATCHPAD RATHER THAN FROM THE NEXT ROM LOCATION

0300 WBR=300
      /WHEN ASSERTED INDICATES THAT THE INTERFACE HAS
      /SERVICED A TRANSFER REQUEST, OR THAT A COMMAND
      /IS PENDING
      /INTER/DISK OUTPUT BUFFER BIT 3
      /BIDIRECTIONAL DATA LINE BETWEEN INTERFACE AND CONTROLLER
      /DRIVE INDEX LATCH
      /SHIFT REGISTER MOST SIGNIFICANT BIT
      /OVERFLOW (ALL ONES) OF THE COUNTER
      /BIT 16 OF CRC GENERATOR/CHECKER
      /TRACK ZERO OF SELECTED DRIVE ANDED WITH HEAD
      /DIRECTION BEING OUT
      /WRITE ENABLED STATUS OF THE SELECTED DRIVE
      /SEPERATED CLOCK FROM DISK DATA
      /ASSERTED IF INTERFACE TRANSFERS ARE TO BE AS
      /12 BIT WORDS RATHER THAN 8 BIT BYTES
      /SEPERATED DATA EQUAL TO SHIFT REG BIT 7
      /OVERFLOW CONDITION (ALL ONES) OF THE SECTOR BUFFER
      /ADDRESS REGISTER
      /MISSING CLOCK EQUAL TO SHIFT REG BIT 7
      /OUTPUT OF SECTOR BUFFER
      /STATE OF GENERAL PURPOSE FLAG

0000 F=ZERO
0002 Y=ONE
0001 IND=1
      /PULSE#

0000 PULSE#
0004 IOB30T=4
0010 DATAB=10
0014 INDX=14
0020 SR7=20
0024 COFL=24
0030 CRC16=30
0034 HOME=34
0040 WRTEN=40
0244 SEPCLK=44
0250 X11611=50
0054 DECSR7=54
0060 BAROFL=60
0064 MCEGSR=64
0070 BDATAO=70
0074 FLAGO=74

```

```

133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174

/SCRATCHPAD REGISTER SELECTION

0200 OPEL=200
      /FORMAT: OPEN X WHERE X IS ONE OF THE SCRATCHPAD REG
      /THIS INSTRUCTION MAKES THE NAMED SCRATCHPAD
      /ACCESSIBLE VIA THE LSP AND ESP COMMANDS
      /DEFINITIONS OF SCRATCHPADS BY R#

0000 R0=2
0004 R1=4
0010 R2=10
0014 R3=14
0020 R4=20
0024 R5=24
0030 R6=30
0034 R7=34
0040 R8=40
0044 R9=44
0050 R10=50
0054 R11=54
0060 R12=60
0064 R13=64
0070 R14=70
0074 R15=74

0000 CURTK=80
0004 CURTK=81
0010 ERREG=82
0014 STATR=83
0020 TARTRKR=84
0024 TAR=8CR=85
0030 TEMP=86
0034 TEMP=87
0040 TEMP=88
0044 TEMP=89
0050 TEMP=810
0054 TEMP=811
0060 RTH=812
0064 RTH=813
0070 RTH=814
0074 RTH=815

/DEFINITION OF SCRATCHPADS BY PNEUMONICS
/CURRENT TRACK ADDRESS OF DRIVE 0
/CURRENT TRACK ADDRESS OF DRIVE 1
/DEFINITIVE ERROR CODE IF ANY
/STATUS WORD OF RX01
/TARGET TRACK OF CURRENT DISK ACCESS
/TEMPORARY STORAGE
/TEMPORARY STORAGE
/TEMPORARY STORAGE
/BIT 7 IS UNIT SELECT BIT, 0 MEANS UNIT 1
/BIT 7 IS HEAD LOADED BIT, 1 MEANS HEAD LOADED
/TEMPORARY STORAGE
/RETURN ADDRESS FOR 3RD LEVEL NESTED SUBROUTINES
/RETURN ADDRESS FOR 2ND LEVEL NESTED SUBROUTINES
/RETURN ADDRESS FOR 1ST LEVEL SUBROUTINES

```

```

175 /JUMP INSTRUCTION AND JUMP FIELD DEFINITIONS
176 JUMP#202
177
178 /ORHAT: JUMP FX (IND)
179 /CAUSES A BRANCH TO ONE OF SIX ROM FIELDS (8-5)
180 /SPECIFIED BY X, THE BRANCH ADDRESS IS TAKEN FROM
181 /THE ROM LOCATION FOLLOWING THE JUMP INSTRUCTION.
182 /IF IND IS APPENDED, THE BRANCH ADDRESS
183 /IS TAKEN FROM THE OPEN SCRATCH PAD
184
185 0000 F0#0
186 0004 F1#4
187 0010 F2#10
188 0014 F3#14
189 0020 F4#20
190 0024 F5#24

```

```

190
191
192
193
194
195
196
197
198
199
200 /TABLE OF DEFINITIVE ERROR CODES
201 KXDRV#10 /DRIVE 0 FAILED TO SEE HOME ON INITIALIZE
202 KXDRV#20 /DRIVE 1 FAILED TO SEE HOME ON INITIALIZE. DOES NOT CAUSE ERROR
203 K#RONG#30 /FOUND HOME WHEN STEPPING IN 18 TRACKS FOR INIT
204 K#TRK#40 /TRIED TO ACCESS A TRACK GREATER THAN 76
205 K#OMER#50 /HOME WAS FOUND BEFORE DESIRED TRACK WAS REACHED
206 KSELF#60 /SELF DIAGNOSTIC ERR
207 KXHDR#70 /AT 52 HEADERS
208 K#PROT#80 /WRITE FUNCTION ATTEMPTED ON A WRITE PROTECTED DISK
209 KTIMER#110 /MORE THAN 40 MICROSECONDS AND NO SEPCLOCK SEEN
210 KXPRAM#120 /A PREAMBLE COULD NOT BE FOUND
211 KXIDAM#130 /PREAMBLE FOUND BUT NO ID MARK FOUND WITHIN ALLOWABLE TIME
212 K#CRC#140 /CRC ERROR ON WHAT APPEARED TO BE A HEADER. ERROR IS NOT ASSERTED
213 KTSKER#150 /THE TRACK ADDRESS OF A GOOD HEADER DOES NOT COMPARE
214 /WITH THE DESIRED TRACK
215 KXSTRYS#160 /TOO MANY TRYS FOR AN IDAM
216 KNDAMS#170 /DATA AM NOT FOUND IN ALLOTTED TIME
217 K#CRC#200 /CRC ERROR ON READING THE SECTOR FROM THE DISK
218 KPARER#210 /PARITY ERROR ON SOME WORD FROM THE INTERFACE
219

```

/ROUTINE: INITIALIZE) IF A HOST PROCESSOR INITIALIZE OR AN  
 /RX01 POWER LOW IS DETECTED, THE PC IS CLEARED AND THE RX01 TIMING  
 /STOPS. UPON THE NEGATION OF INITIALIZE, TIMING RESUMES AND A SELF TEST OF  
 /INTERNAL DATA PATHS IS MADE. IF AN ERROR OCCURS HERE, ERROR AND  
 /DONE ARE SET, BUT ERREG IS NOT ALTERED. THEN IF NO ERROR HAS OCCURRED AN ATTEMPT  
 /IS MADE TO RECALASRATE DRIVE 1 THEN DRIVE 0. IF DRIVE 0 FAILS TO RECALIBRATE,  
 /THE ERROR CODE IS LOADED INTO ERREG AND ERROR IS SET. IF DRIVE  
 /0 RECALIBRATES AND IS READY (DISK LOADED) SECTOR ONE OF TRACK ONE  
 /IS READ INTO THE SECTOR BUFFER. IT IS POSSIBLE FOR A READ ERROR  
 /TO OCCUR WHILE READING THIS SECTOR.

```

220 *0000
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
0000
0001
0002
0003
0004
0005
0006
0007
0010
0011
0012
0013
0014
0015
0016
0017
0020
0021
0022
0023
0024
0026
0027
0030
0031
0032
0033
0034
0035
0036
0037
0038
0039
0040
0041
0042
0043
0044
0045
0046
0047
0050
0051
0052
0053
0054
0055
0056
0057
0060
0061
0062
0063
0064
0065
0066
0067
0068
0069
0070
0071
0072
0073
0074
0075
0076
0077
0078
0079
0080
0081
0082
0083
0084
0085
0086
0087
0088
0089
0090
0091
0092
0093
0094
0095
0096
0097
0098
0099
DECIMAL
OPEN ERREG
LSP
JUMP F4
TEST
LCT
OCTAL
DECIMAL
LSP
LSP
LCT
-1
LSR
OPEN TEMPD
LSP
OPEN CURTK0
LSP
OPEN CURTK1
LSP
ROTATE ZERO
OPEN TARSEC
LSP
OPEN TARTRK
LSP
DISK
LCT
RECALL
JUMP F4
DLY25
RECALL, UNIT ONE
RECALL0, CLR HDOUT
    
```

DECIMAL

OPEN ERREG

LSP

JUMP F4

TEST

LCT

OCTAL

DECIMAL

LSP

LSP

LCT

-1

LSR

OPEN TEMPD

LSP

OPEN CURTK0

LSP

OPEN CURTK1

LSP

ROTATE ZERO

OPEN TARSEC

LSP

OPEN TARTRK

LSP

DISK

LCT

RECALL

JUMP F4

DLY25

RECALL, UNIT ONE

RECALL0, CLR HDOUT

/ROUTINE: INITIALIZE) IF A HOST PROCESSOR INITIALIZE OR AN  
 /RX01 POWER LOW IS DETECTED, THE PC IS CLEARED AND THE RX01 TIMING  
 /STOPS. UPON THE NEGATION OF INITIALIZE, TIMING RESUMES AND A SELF TEST OF  
 /INTERNAL DATA PATHS IS MADE. IF AN ERROR OCCURS HERE, ERROR AND  
 /DONE ARE SET, BUT ERREG IS NOT ALTERED. THEN IF NO ERROR HAS OCCURRED AN ATTEMPT  
 /IS MADE TO RECALASRATE DRIVE 1 THEN DRIVE 0. IF DRIVE 0 FAILS TO RECALIBRATE,  
 /THE ERROR CODE IS LOADED INTO ERREG AND ERROR IS SET. IF DRIVE  
 /0 RECALIBRATES AND IS READY (DISK LOADED) SECTOR ONE OF TRACK ONE  
 /IS READ INTO THE SECTOR BUFFER. IT IS POSSIBLE FOR A READ ERROR  
 /TO OCCUR WHILE READING THIS SECTOR.

/SET THE INIT DONE BIT OF STAT  
 /SET UP SOME SCRATCHPAD REGISTERS  
 /UNIT 0 TO SOFT UNIT BIT  
 /NEG ZERO TO BOTH CURRENT TRACK ADDRESSES  
 /NEG ONE TO TARGET SECTOR  
 /NEG ONE TO TARGET TRACK FOR INITIALIZE BOOTSTRAP  
 /SELECT DISK RUNS  
 /CALL SUBROUTINE TO LOAD HEAD AND WAIT 25 MS  
 /TO ALLOW POWER UP DRIVE SETTLE TIME  
 /SELECT UNIT ONE FOR RECALIBRATE  
 /STEP HEAD IN 1" TRACKS TO ASSURE IT IS NOT BEHIND TRACK 0

```

275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
0036
0037
0040
0041
0042
0043
0044
0045
0046
0047
0050
0051
0052
0053
0054
0055
0056
0057
0060
0061
0062
0063
0064
0065
0066
0067
0070
0071
0072
0073
0074
0075
0076
0077
0078
0079
0080
0081
0082
0083
0084
0085
0086
0087
0088
0089
0090
0091
0092
0093
0094
0095
0096
0097
0098
0099
LCT
-10-1
LSR
LCT
IN10
JUMP F4
STEPHD
IN10, JUMP F5
WRONG
SET HDOUT
LCT
-80-1
LSR
LCT
RCALOK
UNHD
JUMP F4
STEPHD
RCALOK, JUMP F0
WHCHDR
BR FLAGO F
NXDRV1
LCT
KNXDV0
JUMP F5
GOERDN
NXDRV1, LCT
KNXDV1
LSR
OPEN ERREG
LSP
WHCHDR, BR FLAGO T
PUNRCL
FLAG ON
UNIT ZERO
JUMP F0
RECAL0
    
```

LCT

-10-1

LSR

LCT

IN10

JUMP F4

STEPHD

IN10, JUMP F5

WRONG

SET HDOUT

LCT

-80-1

LSR

LCT

RCALOK

UNHD

JUMP F4

STEPHD

RCALOK, JUMP F0

WHCHDR

BR FLAGO F

NXDRV1

LCT

KNXDV0

JUMP F5

GOERDN

NXDRV1, LCT

KNXDV1

LSR

OPEN ERREG

LSP

WHCHDR, BR FLAGO T

PUNRCL

FLAG ON

UNIT ZERO

JUMP F0

RECAL0

/ERROR. HOME WAS SEEN WHILE STEPPING IN.  
 /STEP OUT AS MANY AS 80 TRACKS IN SEARCH OF HOME  
 /HOME WAS FOUND OK  
 /IF FLAG0 RECALIBRATE WAS ON DRIVE 1  
 /RECALABRATE FAILURE WAS ON DRV 0  
 /RECAL FAILURE WAS ON DRV 1, LOG ERROR  
 /AND CONTINUE RECALIBRATION  
 /IF FLAG1 BOTH DRIVES HAVE BEEN RECALIBRATED  
 /SET FLAG TO INDICATE DRV 0 IS BEING RECALIBRATED  
 /GO BACK AND RECALIBRATE DRV0

/ERROR. HOME WAS SEEN WHILE STEPPING IN.  
 /STEP OUT AS MANY AS 80 TRACKS IN SEARCH OF HOME  
 /HOME WAS FOUND OK  
 /IF FLAG0 RECALIBRATE WAS ON DRIVE 1  
 /RECALABRATE FAILURE WAS ON DRV 0  
 /RECAL FAILURE WAS ON DRV 1, LOG ERROR  
 /AND CONTINUE RECALIBRATION  
 /IF FLAG1 BOTH DRIVES HAVE BEEN RECALIBRATED  
 /SET FLAG TO INDICATE DRV 0 IS BEING RECALIBRATED  
 /GO BACK AND RECALIBRATE DRV0

```

322 /SUBROUTINE: FINDTRACK]
323 /THIS SUBROUTINE IS USED TO LOCATE A SPECIFIED SECTOR. IT PICKS
324 /UP THE TRACK AND SECTOR ADDRESS FROM THE INTERFACE, CHECKS THAT
325 /THE TRACK ADDRESS IS LEGAL (NOT GREATER THAN 114 OCTAL.), MOVES THE
326 /HEAD OF THE SELECTED DRIVE TO THE SPECIFIED TRACK, VERIFIES
327 /TRACK POSITION, AND LOCATES THE CORRECT SECTOR. EXIT FROM
328 /THIS SUBROUTINE OCCURS AT WRITE TURN ON TIME OF THE SELECTED
329 /SECTOR. ENTRANCE IS MADE WITH THE RETURN ADDRESS IN THE COUNTER
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376

```

0103	0075	FINDTR, LSR	/SAVE THE RETURN ADDRESS
0104	0274	OPEN RTN	
0105	0064	LSP	
0106	0270	LCT	/CLEAR THE ERROR REGISTER
0107	0060	0	
0110	0075	LSR	
0111	0210	OPEN_ERREG	
0112	0064	LSP	
0113	0244	OPEN_TEMP0	/SOFT UNIT BIT TO SR
0114	0071	ESP	
0115	0075	LSR	
0116	0122	SR SR7 ONE	/IF SR=1 DRIVE 0 IS CURRENTLY SELECTED
0117	0127	UZERO	
0120	0174	UONE,	/IF FLAG0 DRIVE 1 IS DESIRED AND ALREADY SELECTED
0121	0141	USAME	
0122	0234	UNIT ZERO	/DRIVE 0 IS DESIRED AND DRIVE1 WAS SELECTED, SELECT 0
0123	0070	LCT	/SET UP SOFT UNIT SELECT AS DRIVE 0
		OCTAL	
		200	
		DECIMAL	
0124	0200	JUMP F0	/GO STORE SOFT UNIT BIT
		UDIF	
0125	0202	JUMP F0	
0126	0134	UDIF	
0127	0176	UZERO,	/IF FLAG=1 DRIVE 0 IS DESIRED AND ALREADY SELECTED
0130	0141	USAME	
0131	0036	UNIT ONE	/DRIVE 1 IS DESIRED BUT DRIVE0 IS SELECTED, SELECT DRIVE 1
0132	0072	LCT	/SET UP SOFT UNIT SELECT BIT AS DRIVE 1
0133	0000	0	
0134	0075	UDIF,	/STORE SOFT UNIT SELECT BIT
0135	0064	LSP	
0136	0074	ROTATE ZERO	/CLR SOFT HD LOAD BIT BECAUSE UNITS CHANGED

```

377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431

```

0137	0250	OPEN TEMPE	
0140	0064	LSP	
0141	0070	USAME,	/CALL GETWORD SUBROUTINE FOR THE SECTOR ADDRESS
0142	0145	LCT	
0143	0222	PUTSEC	
0144	2000	JUMP F4	
		GETWRD	
0145	0070	PUTSEC,	/MAKE FIRST BIT OF COMPLIMENTED SECTOR ADDRESS A 1 REGARDLESS OF DATA
0146	2374	-7-1	
0147	0076	ROTATE ONE	
0150	0126	BR COFL T	
0151	0160	.+7	
0152	0073	ICT	
0153	0122	BR SR7 T	
0154	0147	.-5	
0155	0074	ROTATE ZERO	
0156	0202	JUMP F0	
0157	0150	.-7	
0162	0224	OPEN TARSEC	/PUT THE TARGET SECTOR AWAY
0161	0064	LSP	
0162	0070	LCT	
0163	0166	PUTTRK	/CALL GETWRD SUBROUTINE FOR TRACK ADDRESS
0164	0222	JUMP F4	
0165	2000	GETWRD	
0166	0220	PUTTRK,	/STASH THE TRACK ADDRESS
0167	0064	LSP	
0172	0254	OPEN TEMP0	/START SETUP FOR COMPARING THE
0171	0064	LSP	/TARGET TRACK AND TRACK 76
0172	0260	OPEN TEMP0	/FB TARGET TRACK
0173	0070	LCT	/G= 77
0174	0202	"77-1	
0175	0075	LSR	
0176	0064	LSP	
0177	0070	LCT	/CALL SUBR MAGCOM TO SEE IF TARGET TRACK
0200	0206	ILTRK	/IS GREATER THAN 114 OCTAL, 76 DECIMAL.
0201	0075	LSR	
0202	0270	OPEN RTNA	
0203	0064	LSP	
0204	0226	JUMP F5	
0205	2400	MAGCOM	
0206	0202	ILTRK,	/TARGET TRACK IS 77, ILLEGAL ADDRESS
0207	0242	ERTRK	/GO, REPORT THE ERROR
0210	0202	JUMP F0	/TARGET TRACK IS GREATER THAN 77
0211	0242	ERTRK	/GO, REPORT THE ERROR

```

432 0212 0294 OPEN TEMPD
433 0213 0071 ESP
434 0214 0075 LSR
435
436 0215 0200 OPEN CURTK0
437
438 0216 0002 DISK
439
440 0217 0122 BR SR7 ONE
441 0220 0222 *+2
442 0221 0204 OPEN CURTK1
443
444 0222 0071 ESP
445 0223 0075 LSR
446 0224 0200 OPEN TEMPG
447 0225 0064 LSP
448
449 0226 0220 OPEN TARTRK
450 0227 0071 ESP
451 0230 0075 LSR
452 0231 0254 OPEN TEMPF
453 0232 0064 LSP
454 0233 0070 LCT
455 0234 0246 TRKEG
456 0235 0075 LSR
457 0236 0270 OPEN RTNA
458 0237 0064 LSP
459 0240 0226 JUMP FS
460 0241 2400 MAGCOM
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486

```

/TARGET TRACK IS OK, GET THE DRIVE  
 /SELECT FROM TEMPD  
 /PRESELECT UNIT 0  
 /SELECT DISK BUSS  
 /WHICH UNIT SFLCTED? BIT7=0 MEANS UNIT ONE  
 /ZERO, SKIP UNIT 1 SETUP  
 /PASS SELECTED CURRENT TRACK TO MAGCOM SUBR  
 /PASS TARGET TRACK TO MAGCOM SUBROUTINE  
 /CALL SUBROUTINE MAGCOM TO SEE IF TARGET  
 /IS SAME AS CURRENT TRACK, \*FTARGET, \*GOCURRENT  
 /TRIED TO ACCESS A TRACK GREATER THAN 76 DECIMAL  
 /TARGET EQUALS THE CURRENT TRACK, NO  
 /STEPS ARE REQUIRED  
 /NOOP; TARGET > ACTUAL RETURN  
 /NOOP  
 /TARGET IS LESS THAN ACTUAL, STEPS NEEDED ALSO START OF  
 /OF BOOT SUBROUTINE, SET UP RETURN FROM DIF SUBR  
 /SOFT UNIT SELECT BIT TO SR7  
 /PRESELECT UNIT 1  
 /SR7=0 MEANS UNIT ONE

```

487 0264 0266 *+2
488 0265 0200 OPEN CURTK0
489
490 0266 0071 LCT
491 0267 0075 LSR
492
493 0270 0220 OPEN TARTRK
494 0271 0071 ESP
495
496 0272 0016 SET MDOUT
497
498 0273 0220 JUMP FS
499 0274 2462 DIF
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541

```

/PASS SELECTED CURRENT TRACK TO DIF SUBR VIA SR  
 /PASS TARGET TRACK TO DIF VIA CNTR  
 /ASSUME A STEP OUT  
 /GO TO THE SUBROUTINE DIF TO CALCULATE THE STEPS NEEDED  
 /TARGET TRACK IS LESS THAN  
 /THE ACTUAL, \*OVE OUT IS NECESSARY  
 /TARGET IS GREATER THAN ACTUAL, STEPS IN NEEDED  
 /COMPLEMENT OF STEPS REQUIRED IS IN THE  
 /SHIFT REG. SET UP RETURN FROM STPHD SUBR  
 /UNLOAD HEAD BEFORE MOVING  
 /CALL SUBROUTINE STEPHD  
 /HOME FOUND BEFORE LAST STEP TAKEN  
 /SOFT UNIT BIT TO SR7  
 /GET READY TO PASS TARGET TRK TO PROPER  
 /CURRENT TRACK  
 /OPEN PROPER CURRENT TRACK REGISTER  
 /BIT7=0 MEANS UNIT ONE  
 /UPDATE THE CURRENT TRACK ADDRESS  
 /HEAD IS SETTLED DETERMINE IF ABOVE TRACK IS DECIMAL  
 /PASS TARGET TO MAGCOM VIA TEMPF  
 /PASS 44 TO MAGCOM VIA TEMPG

```

542 0331 0075 LSR
543 0332 0260 OPEN TEMP6
544 0333 0004 LSP
545
546 0334 0026 /ASSUME TARGET GREATER THAN 43
547
548 0335 0070 /CALL MAGCOM SUBROUTINE
549 0336 0344 /RETURN ADDRESS
550 0337 0075 LSR
551 0340 0270 OPEN RTNA
552 0341 0064 LSP
553 0342 0226 JUMP F5
554 0343 2400 MAGCOM
555
556 0344 0202 ABV43, JUMP F0 /NOOP F06 RETURN, ABOVE TRK 43
557 0345 0346 .+1 /NOOP
558
559 0346 0202 JUMP F0 /F061 ABOVE TRACK 43
560 0347 0351 .+2
561
562 0350 0024 CLR LONCUR /F061 BELOW TRACK 43. WRITE WITH HIGH CURRENT
563
564 0351 0070 CFINSE, LCT /CALL FINDSEC SUBROUTINE TO LOCATE THE DESIRED SECTOR
565 0352 0355 RFINTH
566 0353 0200 JUMP F1
567 0354 0714 FINDSE
568
569 0355 0274 RFINTR, OPEN RTN /RETURN FROM FINDTR SUBROUTINE
570 0356 0207 JUMP F1 IND
571
572
573
574 0357 0250 NOSTPS, OPEN TEMPE /NO STEPS REQUIRED
575 0360 0071 ESP /SOFT HEAD LOAD BIT TO SR7
576 0361 0075 LSR
577
578 0362 0122 BR SR7 ONE /IS HEAD LOADED?
579 0363 0322 H0SETL /YES, GO UPDATE CURRENT CONTROL
580
581 0364 0070 LCT /NO, GO LOAD HEAD AND WAIT FOR 20MS SETTLE TIME
582 0365 0322 H0SETL /RETURN ADDR FROM DLY25 SUBROUTINE
583 0366 0222 JUMP F4
584 0367 2145 DLY25
585
586
587 0370 0212 PFUNCT, JUMP F2 /POINTER FROM GETWORD SUBROUTINE TO
588 0371 1036 FUNCT /FUNCTION DECODE
589
590 0372 0224 PDHREL, JUMP F5 /POINTER TO DRV# CHECK DONE AFTER RECALBRATE
591 0373 2025 DNRCAL
592
593 0374 0000 0 /SPARE LOCATIONS
594 0375 0000 0 /OPEN
595 0376 0000 0 /OPEN
596 0377 0000 0 /OPEN

```

```

597 /ROUTINE: WRITE SECTOR)
598 /THIS ROUTINE TURNS ON WRITE GATE AT WRITE TURN ON TIME,
599 /WRITES A PREAMBLE OF 6 BYTES OF ZEROS, A DATA OR DELETED DATA MARK,
600 /THEN TURNS ON ERASE GATE. ENTER WITH CNTR=100 IF
601 /DELETED DATA, CNTR=0 IF NORMAL DATA MARK. THE DATA MARK, DATA FIELD, CRC
602 /AND ONE BYTE POSTAMBLE ARE WRITTEN. WRITE CURRENT IS TURNED OFF.
603 /511 MICRO SECONDS LATER ERASE CURRENT IS TURNED OFF. A HEADER MUST
604 /THEN BE READ TO INSURE DISK IS STILL UP TO SPEED BEFORE THE WRITE
605 /SECTOR FUNCTION IS COMPLETE.
606
607
608
609
610 0400 0214 *RTSEC, OPEN STAT /DEL DATA BIT TO STAT6
611 0401 0075 LSR
612 0402 0064 LSP
613
614 0403 0070 LCT /CALL SUBROUTINE TO FIND DESIRED TRACK AND SECTOR
615 0404 0400 S*GATE
616 0405 0202 JUMP F0
617 0406 0103 F*J*TP
618
619 0407 0061 S*GATE, FLAG OFF /ALWAYS START WRITING WITH WRITE FLOP CLEARED
620
621 0410 0140 BR *RTEN F /GO REPORT ERROR IF NO WRITE ENABLE
622 0411 0503 PRTEMP
623
624 0412 0214 OPEN STAT /DEL DATA BIT TO SR7 AND ENABLE WRT CURRENT
625 0413 0071 ESP
626 0414 0400 SET *GATE
627 0415 0075 LSR
628 0416 0074 POTATE ZERO
629
630 0417 0234 OPEN TEMPB /USE TEMPB FOR SECOND HALF DATA AM PATTERN
631
632 0420 0057 PRECRC /JAM THE CRC GENERATOR WITH FIRST 6 BITS OF DATA AM
633 0421 0056 CRC ONE
634 0422 0056 CRC ONE
635 0423 0056 CRC ONE
636 0424 0056 CRC ONE
637 0425 0056 CRC ONE
638 0426 0054 CRC ZERO
639
640 0427 0120 BR SR7 ZERO /DELETED DATA
641 0430 0460 DAMSUP /NO, REGULAR DATA MARK
642
643 0431 0070 LCT /YES, SECOND HALF OF DELETED DATA MARK TO CNTR
644 0432 0325 OCTAL /FLUX PATTERN
645
646
647
648 0433 0054 CRC ZERO /JAM LAST 2 BITS OF DELETED DATA MARK TO CRC GEN.
649 0434 0054 CRC ZERO /NOOP
650 0435 0002 DISK /NOOP
651 0436 0002 DISK

```

```

652 0437 0063 STASH, TOG FLAG /END OF THE FIRST 0 BIT
653 0440 0075 LSR /PUT SECOND HALF OF THE DESIRED MARK IN THE TEMPB
654 0441 0064 LSP
655 0442 0070 LCT /SET UP RETURN FROM WRITE ZEROS SUBROUTINE
656 0443 0466 HLFOLY
657 0444 0075 LSR
658 0445 0070 LCT /STALL 1.0 MICRO SECONDS
659 0446 0374 -3-1
660 0447 0073 ICT
661 0450 0124 BR COFL F
662 0451 0447 -2
663 0452 0002 DISK /NOOP
664 0453 0070 LCT /SPECIFY 22 ZEROS TO BE WRITTEN BY WRT08 SUBROUTINE
665 0454 0351 -22-1
666 0455 0063 TOG FLAG /WRITE SECOND CLOCK TRANSITION
667 0456 0212 JUMP F2 /CALL WRITE ZEROS SUBROUTINE
668 0457 1322 WRT08
669 0460 0070 DMSUP, LCT /LOAD SECOND HALF OF NORMAL DATA MARK
670 0461 0337 OCTAL
671 0462 0337 DECIMAL
672 0462 0056 CRC ONE /JAM LAST 2 BITS OF DATA MARK TO CRC GENERATOR
673 0463 0056 CRC ONE
674 0464 0206 JUMP F1 /GO PUT AWAY THE SECOND HALF OF THE DATA MARK
675 0465 0437 STASH
676 0466 0062 HLFOLY, DISK /NOOP
677 0467 0070 LCT
678 0470 0514 WRTDAM /SET UP RETURN FROM WRITE ZEROS SUBROUTINE
679 0471 0075 LSR
680 0472 0070 LCT /NOOP WASTE .A MICRO SECONDS
681 0473 0351 -22-1 /NOOP
682 0474 0070 LCT /NOOP
683 0475 0351 -22-1 /NOOP
684 0476 0070 LCT /SPECIFY 22 BITS TO BE WRITTEN BY WRT08 SUBROUTINE
685 0477 0351 -22-1
686 0478 0063 TOG FLAG /WRITE THE 25TH CLOCK TRANSITION
687 0479 0212 JUMP F2
688 0480 1322 WRT08
689 0503 0070 PRERR, LCT
690 0504 0010 OCTAL
691 0505 0075 LSR /DECIMAL
692 0506 0214 OPEN STAT
693 0507 0364 LSP
694 0510 0070 LCT /ERROR CODE FOR WRT PROTECT ERROR
695 0511 0100 KAPROT
696 0512 0226 JUMP F5
697 0513 0010 GOERON
698 0514 0070 WRTDAM, LCT /WASTE 2.0 MICRO SECONDS
699 0515 0375 -2-1
700 0516 0075 ICT
701 0517 0075 LSR
702 0520 0124 BR COFL F
703 0521 0516 1-3
704 0522 0063 YOG FLAG /WRITE A CLOCK BIT AS END OF 48TH ZERO
705 0523 0070 LCT /FIRST HALF OF DATA MARK PATTERN TO SR
706 0524 0352 OCTAL
707 0525 0075 LSR /DECIMAL
708 0526 0070 LCT
709 0527 0370 -7-1
710 0530 0062 DISK /NOOP
711 0531 0120 AGAIN, BR SR7 ZERO /WHATS THE BIT?
712 0532 0502 1 /ZERO, NO TRANSITION
713 0533 0044 CLR BAR /ONE, RESET THE BUFFER ADDR REG TO 0
714 0534 0063 YOG FLAG /WRITE FLUX TRANSITION
715 0535 0126 ABACK, BR COFL Y /CHECK TRANSITION LOOP COUNT
716 0536 0503 SECHLF /GO GET SECOND HALF
717 0537 0074 ROTATE /SHIFT NEXT TRANSITION TO SR7
718 0540 0073 ICT /BUMP TRANSITION LOOP COUNTER

```

```

707 0503 0070 PRERR, LCT /SET WRITE PROTECT BIT OF STAT BECAUSE A WRITE FUNCTION WAS ATTEMPTED ON
708 0504 0010 OCTAL /ON A WRITE PROTECTED DISKETTE
709 0505 0075 LSR
710 0506 0214 OPEN STAT
711 0507 0364 LSP
712 0510 0070 LCT /ERROR CODE FOR WRT PROTECT ERROR
713 0511 0100 KAPROT
714 0512 0226 JUMP F5
715 0513 0010 GOERON
716 0514 0070 WRTDAM, LCT /WASTE 2.0 MICRO SECONDS
717 0515 0375 -2-1
718 0516 0075 ICT
719 0517 0075 LSR
720 0520 0124 BR COFL F
721 0521 0516 1-3
722 0522 0063 YOG FLAG /WRITE A CLOCK BIT AS END OF 48TH ZERO
723 0523 0070 LCT /FIRST HALF OF DATA MARK PATTERN TO SR
724 0524 0352 OCTAL
725 0525 0075 LSR /DECIMAL
726 0526 0070 LCT
727 0527 0370 -7-1
728 0530 0062 DISK /NOOP
729 0531 0120 AGAIN, BR SR7 ZERO /WHATS THE BIT?
730 0532 0502 1 /ZERO, NO TRANSITION
731 0533 0044 CLR BAR /ONE, RESET THE BUFFER ADDR REG TO 0
732 0534 0063 YOG FLAG /WRITE FLUX TRANSITION
733 0535 0126 ABACK, BR COFL Y /CHECK TRANSITION LOOP COUNT
734 0536 0503 SECHLF /GO GET SECOND HALF
735 0537 0074 ROTATE /SHIFT NEXT TRANSITION TO SR7
736 0540 0073 ICT /BUMP TRANSITION LOOP COUNTER

```

```

/THIS ROUTINE WILL WRITE EITHER A DATA MARK OR A
/DELETED DATA MARK. THE FIRST HALF OF BOTH MARKS ARE
/IDENTICAL. THE SECOND HALF IS SPECIFIED BEFORE ENTRY BY
/PUTTING THE SECOND HALF BIT PATTERN IN TEMPB

```

```

762 0541 0206 JUMP F1
763 0542 0531 AGAIN
764
765 0543 0234 /SECOND HALF OF DATA MARK TO SR
766 0544 0071 /SR
767 0545 0075 LSR
768
769 0546 0070 LCT
770 0547 0370 -7-1
771
772
773 0550 0120 /SHALL WE WRITE A TRANSITION?
774 0551 0564 /NO
775
776 0552 0063 /YES
777 0553 0082 /NOOP
778
779 0554 0126 /DONE DATA MARKS
780 0555 0566 /YES, GO WRITE DATA
781
782 0556 0073 /NO, BUMP THE LOOP COUNTER
783
784 0557 0074 /BRING UP NEXT HALF BIT TO SR7
785
786 0560 0206 /DO ANOTHER LOOP
787 0561 0550
788
789 0562 0206 A, /WASTE 2 CYCLES TO SKIP FLUX TRANSITION
790 0563 0535 /BACK
791
792 0564 0206 B, /WASTE 2 CYCLES TO SKIP FLUX TRANSITION
793 0565 0554 /BACK
794
795
796
797
798
799
800
801 0566 0622 /THIS ROUTINE WRITES THE CONTENTS OF THE SECTOR BUFFER.
802 0567 0073 /WRTDAT, SET EGATE
803 0570 0073 /NOOP, WASTE 2 CYCLES
804
805 0571 0170 /DATA, BR %DATA0 ZERO
806 0572 0615 /WHAT'S THE DATA BIT?
807 /ZERO, GO WRITE NOTHING
808
809 0573 0056 /CRC ONE
810
811 0574 0063 /CRC ONE
812 0575 0073 /WRITE A DATA TRANSITION
813 /NOOP FOR BIT CELL TIMING
814
815 0576 0162 /DONE ENTIRE SECTOR?
816 0577 0624 /YES, GO WRITE THE CRC
817 /NO, BRING UP NEXT DATA BIT FROM SEC BUFFER
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871

```

```

817 0601 0070 LCT
818 0602 0376 -2 /NOOP - WASTE 5 CYCLES WITH
819 0603 0073 /NOOP - A SELF TEST OF THE COUNTER
820 0604 0124 /NOOP
821 0605 0624 /NOOP
822 0605 0624 /NOOP
823
824 0606 0063 /WRITE A CLOCK TRANSITION
825
826 0607 0070 LCT
827 0610 0377 -1 /NOOP - WASTE 4 CYCLES WITH
828 0611 0124 /NOOP - A SELF TEST OF THE COUNTER
829 0612 0624 /NOOP
830 0613 0206 /GO WRITE ANOTHER DATA BIT
831 0614 0571 /DATA
832
833 0615 0054 /CRC ZERO
834 0616 0206 /JUMP F1
835 0617 0576 /BACK
836
837
838
839 0620 0070 /SELF, LCT
840 0621 0060 /SELF
841 0622 0226 /JUMP F5
842 0623 2610 /GOERDN
843
844
845
846
847
848
849
850 0624 0070 /RTCRC, LCT
851 0625 0357 -16-1 /PRESET BIT COUNTER FOR 16 BITS
852
853 0626 0075 LSR
854 0627 0082 /NOOP WASTE 4 CYCLES AND SELF TEST THE SR
855 0630 0120 /NOOP
856 0631 0620 /NOOP
857
858 0632 0063 /WRITE A CLOCK TRANSITION
859
860 0633 0076 /NOOP WASTE 6 CYCLES WITH MORE SELFTEST
861 0634 0076 /NOOP
862 0635 0076 /NOOP
863 0636 0076 /NOOP
864 0637 0120 /NOOP
865 0640 0620 /NOOP
866
867 0641 0130 /WHAT IS THE CRC BIT
868 0642 0653 /ZERO, DO NOT WRITE ANYTHING
869
870 0643 0056 /CRC ONE
871 0644 0063 /WRITE A DATA TRANSITION
872 /TOG FLAG

```

```

072 0645 0076 ROTATE ONE /NOOP
073 0646 0073 DBACK, ICT /BUMP THE BIT COUNTER
074 0647 0126 BR COFL T /DONE CRC YET?
075 0650 0656 WRT08 /YES, GO WRITE A POSTAMBLE
076 0651 0206 JUMP F1 /NO, GO WRITE ANOTHER CRC BIT
077 0652 0627 E
078 0653 0054 CRC ZERO /BRING UP NEXT CRC BIT AND SKIP DATA TRANSITION
079 0654 0206 JUMP F1
080 0655 0646 DBACK

```

```

/THIS ROUTINE WRITES THE ONE BYTE POSTAMBLE, TURNS OFF
/WRITES CURRENT, DELAYS 511 MICRO SEC AND TURNS OFF ERASE
/CURRENT, IT UTILIZES THE WRITE ZEROES SUBROUTINE.

```

```

WRT08, LCT /SETUP TO CALL WRT08 TO WRITE 8 BITS OF ZEROES
CWGATE
LSR
LCT
-0-1

```

```

TOG FLAG /WRITE LAST CLOCK TRANSITION OF THE CRC FIELD
JUMP F2 /CALL THE SUBROUTINE WRITE ZEROES
WRT08

```

```

CWGATE, CLR WGATE /DISABLE WRITE CURRENT
LCT CEGATE /CALL WRT08 FOR 127 BITS (511.2 MICRO SEC)
LSR /DELAY TO ERASE TURN OFF
LCT
-127-1
JUMP F2
WRT08

```

```

CEGATE, CLR EGATE /DISABLE ERASE CURRENT
LCT READOK /CALL WRT08 FOR 25 BIT (101 MICRO SEC) DELAY
LSR /BEFORE TRYING TO READ
LCT
-25-1
JUMP F2
WRT08

```

```

REAJOK, LCT /CALL FIND HEADER ROUTINE TO INSURE

```

```

927 0707 0712 GODONE /THAT THE DISK IS STILL MOVING
928 0710 0216 JUMP F3
929 0711 1482 FINDHD

```

```

930 0712 0212 GODONE, JUMP F2 /WRITE SECTOR FUNCTION IS COMPLETE
931 0713 1486

```

```

/(SUBROUTINE: FINDSECTOR)
/SUBROUTINE TO FIND A SPECIFIC SECTOR, ENTER WITH RETURN ADDRESS
/IN CNTR, DESIRED TRACK ADDRESS IN TRKRD AND DESIRED SECTOR ADDRESS
/IN TMSSEC. THIS SUBROUTINE ASSUMES THAT THE TARGET TRACK HAS ALREADY
/BEEN REACHED.

```

```

941 0714 0276 FINDSE, OPEN RTNA /SAVE RETURN ADDRESS
942 0715 0075 LSR
943 0716 0064 LSP

```

```

944 0717 0206 OPEN TEMPG /PRESET SECTOR TRY COUNT TO 52 TRIES
945 0720 0070 LCT
946 0721 0313 -52-1

```

```

947 0722 0075 AGAIN2, LSP /STORE SECTOR TRY COUNT
948 0723 0064 LSP

```

```

949 0724 0070 LCT /CALL SUBROUTINE TO FIND A HEADER
950 0725 0730 CHKSEC
951 0726 0216 JUMP F3
952 0727 1400 FINDHD

```

```

953 0730 0174 CHKSEC, BR FLAG0 ZERO /CORRECT SECTOR? FLAG=1 IF NO
954 0731 0743 WAIT /YES, GO WAIT FOR PREAMBLE

```

```

955 0732 0260 OPEN TEMPG /NO, RECALL SECTOR TRY COUNT AND INCREMENT IT
956 0733 0071 ESP
957 0734 0073 ICT

```

```

958 0735 0124 BR COFL F /52 TRIES MADE FOR SECTOR YET?
959 0736 0722 AGAIN2 /NO, TRY ANOTHER SECTOR

```

```

960 0737 0070 LCT /YES, CANN'T FIND THE SECTOR
961 0740 0070 KXHDR

```

```

962 0741 0226 JUMP F5
963 0742 2610 GOERDN

```

```

964 0743 0070 WAIT, LCT /STALL 323.2 MICRO SECONDS TO WAIT FOR DATA PREAMBLE
965 0744 0345 -26-1

```

```

966 0745 0073 ICT
967 0746 0124 BR COFL F

```

```

968 0747 0745 -2
969 0750 0073 ICT

```

```

970 0751 0124 BR COFL F
971 0752 0750 -2

```

```

972 0753 0073 ICT

```



1067			
1068	1045 0120	BR SR7 ZERO	
1069	1046 1066	FUNCT4	/FUNCTION 4 OR GREATER
1070			
1071	1047 0074	ROTATE	/GET 2ND FUNCTION BIT
1072			
1073	1050 0120	BR SR7 ZERO	
1074	1051 1057	FUNCT2	/FUNCTION CODE IS 2 OR 3
1075			
1076			
1077	1052 0074	ROTATE	/GET LAST FUNCTION BIT
1078			
1079	1053 0120	BR SR7 ZERO	
1080	1054 1107	EMPTYBUF	/FUNCTION CODE 1
1081			
1082	1055 0212	JUMP F2	/FUNCTION CODE "
1083	1056 1110	FILLBUF	
1084			
1085	1057 0074	FUNCT2, ROTATE	/GET LAST FUNCTION BIT
1086			
1087	1060 0120	BR SR7 ZERO	
1088	1061 1105	PROSEC	/FUNCTION CODE 3
1089			
1090	1062 0070	LCT	/CLR CNTR BITS TO INDICATE NORMAL DATA
1091	1063 0000	0	/FUNCTION 2
1092	1064 0206	JUMP F1	
1093	1065 0400	WRTSEC	
1094			
1095	1066 0074	FUNCT4, ROTATE	/GET 2ND FUNCTION BIT
1096			
1097	1067 0120	BR SR7 ZERO	
1098	1070 1076	FUNCT6	/FUNCTION CODE IS 6 OR GREATER
1099			
1101	1071 0074	ROTATE	/GET LAST FUNCTION BIT
1102			
1103	1072 0120	BR SR7 ZERO	
1104	1073 1224	RDRSTAT	/FUNCTION 5
1105			
1106	1074 0212	JUMP F2	/FUNCTION 4=UNUSED
1107	1075 1243	CLRID	
1108			
1109	1076 0074	FUNCT6, ROTATE	/GET LAST FUNCTION BIT
1110			
1111	1077 0120	BR SR7 ZERO	
1112	1100 1275	RDEREG	/FUNCTION 7
1113			
1114	1101 0070	LCT	/SET CNTR6 TO INDICATE DELETED DATA
1115	1122 2120	OCTAL	
1116		100	
1117	1103 2206	DECIMAL	
1118	1134 0400	JUMP F1	/FUNCTION 6
1119			
1120	1105 0206	PROSEC, JUMP F1	/POINTER TO READ SECTOR FUNCTION
1121	1106 0760	RDRSEC	

1122			
1123			
1124			
1125			
1126			
1127			
1128			
1129			
1130			
1131			
1132	1107 0016	EMPTYBUF, SET IOOUT	/IOOUT IS CLEARED, SET IT TO INDICATE DATA IS /MOVING TO THE INTERFACE
1133			
1134			
1135	1110 0074	FILLBUF, ROTATE ZERO	/CLEAR STAT
1136	1111 0274	ROTATE ZERO	
1137	1112 2214	OPEN STAT	
1138	1113 0064	LSP	
1139			
1140	1114 0210	OPEN ERREG	/CLEAR ERREG
1141	1115 0264	LSP	
1142			
1143	1116 0061	FLAG OFF	/NOOP
1144			
1145	1117 0044	CLR BAR SHORT	/ADDRESS THE 1ST BIT OF SECTOR BUFFER
1146			
1147	1120 0070	LCT	
1148	1121 0177	-120-1	/SET UP BYTE COUNT TO 120 (8 BIT) OR 64 (12 BIT)
1149	1122 0152	BR XIIBIT F	
1150	1123 1126	.+3	
1151	1124 0070	LCT	
1152	1125 0277	-64-1	
1153	1126 0230	OPEN TEMPA	
1154			
1155	1127 0106	BR 10830T T	/WHICH FUNCTION IS THIS?
1156	1130 1210	EMPTY1	/EMPTYBUF
1157			
1158	1131 0012	XFRQ, SET XREQ	/REQUEST DATA TRANSFER
1159			
1160	1132 0073	ICT	/INCREMENT BYTE COUNT AND RESTORE
1161	1133 0075	LSR	
1162	1134 0064	LSP	
1163			
1164	1135 0070	LCT	/CALL WAITRUN SUBR TO WAIT FOR DATA TRANSFER
1165	1136 1141	NEWORD	
1166	1137 0222	JUMP F4	
1167	1140 2312	WAITRN	
1168			
1169	1141 0230	NEWORD, OPEN TEMPA	/REOPEN THE BYTE COUNT REGISTER BECAUSE WAITRN CLOSED IT
1170	1142 0070	LCT	/SET UP BIT COUNT IN CNTR TO 8 BITS OR 12 BITS
1171	1143 0167	-8-1	
1172	1144 0150	.+3	
1173	1145 1150	.+3	
1174	1146 0070	LCT	
1175	1147 0363	-12-1	



```

1287 1261 1251      *0
1288      BR FLAG0 T      /IF FLAG IS SET THEN ROTATE IS DONE
1289      GODUN
1290 1262 0176
1291 1263 1272
1292      FLAG ON
1293      ROTATE ZERO
1294      LCT
1295      -2-1
1296      JUMP F2
1297      ROT
1298
1299      GODUN, LSP      /RESTORE STAT AND GO DONE
1300      JUMP F2
1301      OKDONE
1302 1274 1006
1303
1304      /[ROUTINE: READ ERROR REGISTER]
1305
1306      RDEREG, OPEN ERREG
1307      JUMP F2
1308      OKDONE+2
1309 1275 0210
1310 1276 0212
1311 1277 1010
1312
1313      /[SUBROUTINE: DELAY]. THIS SUBROUTINE PROVIDES DELAYS IN MULTIPLES
1314      /OF .1MS. ENTER WITH RETURN ADDRESS IN THE SHIFT REG.
1315      /AND MULTIPLIER IN THE COUNTER
1316
1317      DELAY, OPEN RTNB      /SAVE THE RETURN ADDRESS
1318      LSP
1319
1320      LSR      /MULTIPLIER TO SHIFT REGISTER
1321
1322      LCT      /DELAY 498 CYCLES (98 MICRO SECONDS)
1323      -122-1
1324      ICT
1325      OPEN RTNB
1326      BR COFL F
1327      -3
1328
1329      ESP      /MOVE MULTIPLIER TO CNTR VIA RTNB
1330      LSP
1331      LSR
1332      LSR
1333      LSR
1334      LSP
1335      ICT      /INCREMENT THE MULTIPLIER
1336
1337      BR COFL F      /ANY MORE .1MS LOOPS?
1338      DELAY+1      /YES, GO TO IT
1339
1340      JUMP F4 IND      /NO, RETURN FROM SUBROUTINE
1341

```

```

1342
1343      /[SUBROUTINE: WRITE ZEROS]
1344      /THIS SUBROUTINE WRITES A SPECIFIED NUMBER OF ZEROS IF
1345      /WRITE GATE IS ON. IF WRITE GATE IS OFF IT ACTS AS A
1346      /DELAY OF N.5 BITS. ENTRANCE IS MADE WITH RETURN ADDRESS
1347      /IN THE SR. NUMBER OF BITS IN THE CNTR, AND A CLOCK
1348      /TRANSITION OCCURRING IMMEDIATELY PRIOR TO THE JUMP INTO
1349      /THIS SUBROUTINE.
1350
1351      *RTCS, OPEN RTN      /SAVE RETURN ADDRESS
1352      LSP
1353
1354      LSR      /PUT BIT COUNTER IN SR
1355
1356      OPEN TEMPA      /TEMPA IS THE PATH THROUGH THE SP
1357
1358      LOOP, LCT      /STALL 2.6 MICRO SECONDS
1359      -3-1
1360      ICT
1361      BR COFL F
1362      *2
1363      LSP      /NOOP
1364      ESP      /NOOP
1365
1366      TCG FLAG      /WRITE A CLOCK TRANSITION IF WRT GATE IS SET
1367
1368      LSP      /PUT BIT COUNT IN THE COUNTER
1369      ESP
1370
1371      ICT      /INCREMENT BIT COUNT
1372
1373      LSR      /PUT UPDATED BIT COUNT BACK IN SR
1374
1375      BR COFL F      /DONE ALL BITS?
1376      LOOP      /NO
1377
1378      OPEN RTN      /YES, RETURN FROM SUBROUTINE
1379      JUMP IND F1
1380
1381
1382      PGOTIT, JUMP F4      /POINTER TO GETWORD FROM WAITRUM
1383      GOTIT
1384
1385      /[ROUTINE: INITIALIZE CONT.]
1386
1387      TEST2, FLAG OFF      /CLEAR FLAG TO INDICATE R10 IS BEING TEST'D
1388
1389      TEST1, LCT      /LOOP TO TEST THAT SR IS 252 AND THAT
1390      -5-1      /IT CAN BE SHIFTED.
1391
1392      TOTAGN, BR SR7 ZERO      /TEST FAILURE
1393      INTER1      ROTATE ONE
1394      ROTATE ONE      BR SR7 ONE
1395      BR SR7 ONE
1396

```

```

1397 1397 1374 INTER1
1398 1360 0074 ROTATE ZERO
1399 1361 0073 ICT
1400 1362 0124 BR COFL F
1401 1363 1353 TSTAGN
1402
1403 1364 0250 OPEN R10
1404 1365 0071 ESP
1405 1366 0075 LSR
1406
1407 1367 0074 ROTATE ZERO
1408
1409 1370 0176 BR FLAGO ONE
1410 1371 1350 TEST2
1411
1412 1372 0202 TESTDN, JUMP F0
1413 1373 0004 TSTRTN
1414
1415 1374 0006 INTER1, SET ERR
1416 1375 0212 JUMP F2
1417 1376 1031 STDONE
1418
1419 1377 2000 /OPEN
    
```

```

/TEST FAILURE
/CONTENTS OF R17 TO SR, SHOULD BE 125
/SHIFT SR ONCF TO CHANGE 125 TO 252
/HAS R10 BEEN TESTED ALREADY?
/NO
/YES, RETURN TO REMAINING INITIALIZE ROUTINE
/SELF TEST ERROR, SET ERROR AND GO SET DONE
    
```

```

1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
    
```

```

/ISUBROUTINE! FINDHEADER AND FIND DATA ADDRESS MARK]
/SUBROUTINE TO LOCATE A LEGAL HEADER (CORRECT CRC AND TRACK #)
/ENTER WITH THE RETURN ADDRESS IN CNTR. ALSO ROUTINE TO FIND A DATA MARK
/FOR DELETED DATA MARK.
/THIS ROUTINE LOCATES A SIX BYTE PREAMBLE OF ZEROES.
FINDMD, OPEN RTNB
LSR
LSP
OPEN TEMPA
LCT
-1
LSR
LSP
OPEN TEMPB
LCT
-3-1
TRYAGN, LSR
LSP
CLR BAR LONG
OPEN TEMPC
LCT
-24-1
MOREPS, LSP
LCT
-200-1
LSR
*BR SEPCLK T
*+3
JUMP F3
TIMERR
*BR DECSR7 F
NOZERO
ESP
ICT
MORE08
FLAG OFF
GETDAM, CLR BAR LONG
LCT
    
```

```

/STORE RETURN ADDRESS
/256 TO BAD START INNER COUNT
/3 TO CNTR FOR BAD START OUTER COUNT, 768 BAD STARTS ALLOWED
/RESTORE BAD START COUNT
/RESET FOR A COUNT OF 4096 AS PREAMBLE FAILURE COUNT
/24 TO CNTR AS ZERO BIT COUNT
/RESTORE ZERO BIT COUNT
/PUT 0 IN SR7 FOR DATA COMPARISONS, ALSO CONSTANT FOR 40 MICRO SEC WAIT BRANCH
/WAIT 40 MICRO SECONDS FOR SEP CLK
/ERROR, NO SEP CLK
/WHAT IS SEP DATA?
/ONE, GO CHECK PREAMBLE FAILURES
/ZERO FOUND, CHECK ZERO COUNT
/NEED MORE ZEROES FOR PREAMBLE
/FOUND PREAMBLE, CLR FLAG TO INDICATE SEARCH FOR IDAM
/START SEARCH FOR IDAM OR DATA AM, BAR IS NOSTART COUNTEN
/WAIT 40 MICRO SEC FOR SEP CLK
    
```

```

1475 1443 0067 -200-1
1476 1444 0046 WBR SEPCLK T
1477 1445 1450 .+3
1478 1446 0216 JUMP F3
1479 1447 1667 TIMERR
1480
1481 1450 0156 BR DECSR7 T
1482 1451 1755 NOTYET
1483
1484 1452 0164 BR MCECSR F
1485 1453 1673 BADSRT
1486
1487 1454 0057 PRECRC
1488 1455 0056 CRC ONE
1489 1456 0056 CRC ONE
1490
1491 1457 0070 LCT
1492 1460 0067 -200-1
1493 1461 0346 WBR SEPCLK T
1494 1462 1465 .+3
1495 1463 0216 JUMP F3
1496 1464 1667 TIMERR
1497
1498 1465 0156 BR DECSR7 T
1499 1466 1673 BADSRT
1500 1467 0166 BR MCECSR T
1501 1470 1673 BADSRT
1502
1503 1471 0056 CRC ONE
1504 1472 0056 CRC ONE
1505 1473 0056 CRC ONE
1506
1507 1474 0070 LCT
1508 1475 0067 -200-1
1509 1476 0346 WBR SEPCLK T
1510 1477 1502 .+3
1511 1500 0216 JUMP F3
1512 1501 1667 TIMERR
1513
1514 1502 0154 BR DECSR7 F
1515 1503 1673 BADSRT
1516 1504 0164 BR MCECSR F
1517 1505 1673 BADSRT
1518
1519 1506 0070 LCT
1520 1507 0000 0
1521 1510 0075 LSR
1522
1523 1511 0070 LCT
1524 1512 0067 -200-1
1525 1513 0346 WBR SEPCLK T
1526 1514 1517 .+3
1527 1515 0216 JUMP F3
1528 1516 1667 TIMERR
1529

```

```

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 10-2
1530 1517 0154 BR DECSR7 F
1531 1520 1673 BADSRT
1532 1521 0042 LDMD
1533 1522 0042 LDMD
1534 1523 0164 BR MCECSR F
1535 1524 1673 BADSRT
1536
1537 1525 0070 LCT
1538 1526 0067 -200-1
1539 1527 0346 WBR SEPCLK T
1540 1530 1533 .+3
1541 1531 0216 JUMP F3
1542 1532 1667 TIMERR
1543
1544 1533 0156 BR DECSR7 T
1545 1534 1673 BADSRT
1546
1547 1535 0176 BR FLAGO T
1548 1536 1675 DAM
1549
1550 1537 0164 BR MCECSR F
1551 1540 1673 BADSRT
1552
1553 1541 0056 CRC ONE
1554
1555 1542 0070 LCT
1556 1543 0067 -200-1
1557 1544 0346 WBR SEPCLK T
1558 1545 1550 .+3
1559 1546 0216 JUMP F3
1560 1547 1667 TIMERR
1561
1562 1550 0156 BR DECSR7 T
1563 1551 1673 BADSRT
1564 1552 0164 BR MCECSR F
1565 1553 1673 BADSRT
1566
1567 1554 0042 LDMD
1568
1569 1555 0056 CRC ONE
1570
1571 1556 0270 LCT
1572 1557 0067 -200-1
1573 1560 0346 WBR SEPCLK T
1574 1561 1564 .+3
1575 1562 0216 JUMP F3
1576 1563 1667 TIMERR
1577
1578 1564 0156 BR DECSR7 T
1579 1565 1673 BADSRT
1580 1566 0166 BR MCECSR T
1581 1567 1673 BADSRT
1582
1583 1570 0054 CRC ZERO
1584

```

```

1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639

HDCOM, OPEN TARTRK /TARGET TRACK ADDRESS TO BR
ESP
LSR
LCT /SET BIT COUNTER TO 8
-8-1
AGAIN3, BR SEPCLK F /WAIT FOR BIT CELL
.-1
BR DEGR7 T /SEP DATA EQUAL TO BR77
.+4 /NO, TRACK COMPARE ERROR
ROTATE ZERO /YES, GET NEXT TRACK ADDRESS BIT
JUMP F3
.+4
OPEN ERREG /SET ERREG BIT 9 TO INDICATE TRACK ERROR
ROTATE ONE
LSP
DATCRC /UPDATE THE CRC
ICT /INCREMENT AND TEST THE BIT COUNTER
BR COFL F /GO DO NEXT BIT
AGAIN3
LCT /TRACK COMPARED, SET UP BIT COUNTER FOR 8 BYTE
-8-1
AGAIN4, BR SEPCLK F /WAIT FOR BIT
.-1
FLAG OFF /CLEAR FLAG FOR NEXT ROUTINE
FLAG OFF /NOOP FOR LONG SEP CLK
FLAG OFF /NOOP FOR LONG SEP CLK
FLAG OFF /NOOP FOR LONG SEP CLK
DATCRC /UPDATE CRC
ICT /INCREMENT AND TEST BIT COUNT
BR COPL F /GO DO ANOTHER BIT
AGAIN4 /CONTINUE

```

/THIS ROUTINE COMPARES THE HEADER TRACK ADDRESS TO THE  
/DESIRED TRACK ADDRESS ON THE FLY. IT IS ENTERED AFTER  
/FINDING THE IDAM, ERREG BIT 9 IS SET IF AN ERROR IS DETECTED.

```

1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694

OPEN TARSEC /TARGET SECTOR ADDRESS TO BR
ESP
LSR
LCT /SET UP BIT COUNTER FOR 8 BITS
-8-1
AGAIN5, BR SEPCLK F /WAIT FOR A BIT
.-1
BR DEGR7 T /NO- DO THEY COMPARE?
.+3 /BAD, GO SET THE FLAG
JUMP F3 /GOOD, SKIP THE ERROR FLAG.
.+2
FLAG ON /SET FLAG TO INDICATE MISMATCH
ROTATE ZERO /BRING UP NEXT BIT
DATCRC /UPDATE THE CRC
ICT /BUMP THE BIT COUNTER
BR COFL F /ALL BITS COMPARED?
AGAIN5 /NO, LOOP BACK
LCT /YES, SETUP TO WAIT FOR END OF
-24-1 /CRC
AGAIN6, BR SEPCLK F /WAIT FOR BIT
.-1
ROTATE ZERO /NOOP FOR LONG SEP CLK
ROTATE ZERO /NOOP FOR LONG SEP CLK
ROTATE ZERO /NOOP FOR LONG SEP CLK
DATCRC /UPDATE CRC
ICT /BUMP THE BIT COUNTER
AGAIN6 /ALL DONE?
AGAIN6 /NO, LOOP BACK
JUMP F5 /YES, GO CHECK IF CRC IS ALL ZEROS
CKMCR
TIMERR, LCT /NO MICROSEC PASSED AND NO SEP CLOCK HAS BEEN
KTIMERR
JUMP F5
GOERDN

```

/THIS ROUTINE COMPARES THE HEADER SECTOR ADDRESS WITH THE  
/TARGET SECTOR ADDRESS ON THE FLY. IT IS ENTERED FROM  
/THE TRACK COMPARE ROUTINE. A MISMATCH WILL SET THE FLAG.

```

1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
BADSR, JUMP F5
BADSR, BDRST
/POINTER TO BADSTART ON IDAM OR DATA AM
/MISSING CLK SHOULD BE T
/MISSING CLK SHOULD BE T
/JAM 6TH CRC BIT OF DATA AM
/WAIT FOR SIXTH BIT CELL
-200-1
WBR SEPCLK T
+3
JUMP F3
TIMERR
BR MCEGSR F
BADSR T
LDMD
/NOOP FOR LONG SEP CLK
RR DEOSR7 T
DELDAT
/IF DATA8 THEN LOOK FOR DELETED DATA AM
CRC ONE
/JAM 7TH BIT OF DATA AM
LCT
-200-1
WBR SEPCLK T
+3
JUMP F3
TIMERR
CRC ONE
/JAM LAST BIT OF DATA AM
BR DEOSR7 F
ENDDM
/FLAG IS SET TO INDICATE NORMAL DATA MARK
JUMP F3
BADSR T
/LAST DATA BIT WAS BAD
DELDAT, CRC ZERO
LCT
-200-1
WBR SEPCLK T
1673 0226
1674 2555
1675 0166
1676 1673
1677 0054
1700 0070
1701 0067
1702 0346
1703 1706
1704 0216
1705 1667
1706 0164
1707 1673
1710 0042
1711 0156
1712 1727
1713 0056
1714 0070
1715 0067
1716 0346
1717 1722
1720 0216
1721 1667
1722 0056
1723 0154
1724 1742
1725 0216
1726 1673
1727 0054
1730 0070
1731 0067
1732 1722
1733 0216
1734 1667
1735 0056
1736 0154
1738 1742
1739 0216
1741 1667
1742 1673
1743 0056
1744 1667
1745 0056
1746 0070
1747 0067
1748 0346
1749 0056

```

```

1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
+3
JUMP F3
TIMERR
FLAG OFF
CRC ZERO
BR DEOSR7 F
BADSR T
ENDDM, BR MCEGSR F
BADSR T
JUMP F4
DATA
NOZERO, INCR BAR
BR BAROFL F
TRYAGN+3
LCT
KNXPRAM
JUMP F5
GOERDN
MUTVET, INCR BAR
LDMD
BR BAROFL F
GETDAMY1
LCT
KNXIDAM
JUMP F5
GOERDN
PNTRDY, JUMP F2
CLRZD
P/SRDY, JUMP F2
CLRZD
PNORDY, JUMP F2
OKDONE
JUMP F5
INTRDY
0
0
0
/OPEN
/OPEN
/OPEN
1733 1736
1734 0216
1735 1667
1736 0061
1737 0054
1740 0154
1741 1673
1742 0164
1743 1673
1744 0222
1745 2206
1746 0046
1747 0156
1750 1416
1751 0070
1752 0120
1753 0226
1754 2610
1755 0246
1756 0042
1757 0160
1760 1442
1761 0070
1762 0130
1763 0226
1764 2610
1767 0212
1768 1243
1791 0212
1792 1243
1793 0212
1794 1006
1796 0226
1797 2631
1798 0000
1799 0000
1801 0000
1802 0000

```

```

1803 /SUBROUTINE GETWORD AND GETCOMMAND1
1804 /SUBROUTINE TO GET AN EIGHT BIT WORD FROM THE INTERFACE.
1805 /IF TALKING TO A PDP8 INTERFACE IN 12 BIT MODE, THERE
1806 /WILL BE FOUR MEANINGLESS BITS PRECEDING THE DESIRED EIGHT
1807 /BIT WORD. ENTER THIS SUBROUTINE WITH THE RETURN ADDRESS
1808 /IN THE COUNTER. EXIT WITH THE ONES COMPLIMENT OF THE
1809 /DESIRED WORD IN THE SHIFT REGISTER. PARITY IS COMPUTED AND
1810 /CHECKED ON ALL WORDS.
1811
1812
1813 GETWRD, SET XREQ /REQUEST A WORD FROM INTERFACE
1814
1815 GETCMD, LSR /STASH THE RETURN ADDRESS
1816 OPEN RTNA
1817 LSP
1818
1819 LCT
1820 PGOTIT /CALL SUBR WAITRN TO WAIT FOR A WORD
1821 JUMP F4
1822 WAITRN
1823
1824 GOTIT, OFF FLAG /CLEAR FLAG FOR PARITY CHECK
1825
1826 CLR ENR /IN CASE RUN HAS A RESPONSE TO DONE
1827 CLR DONE
1828
1829 LCT
1830 *-8-1 /SET UP BIT COUNT IN CNTR. 8 BIT OR 12 BIT
1831 BR XIIBIT F
1832 *-3
1833 LCT
1834 *-12-1
1835
1836 *ATDAT, BR DATAIN ONE /WHAT IS THE DATA BIT?
1837 *OTONE /ITS A ONE, GO SAVE IT
1838
1839 BR COFL T /ITS A ZERO, WAS IT THE PARITY BIT (9TH BIT)?
1840 CHKPAR /YES, GO CHECK PARITY
1841
1842 ROTATE ONE /NO SAVE THE DATA BIT COMPLIMENTED IN SR
1843
1844 JUMP F4 /GO SHIFT UP ANOTHER BIT.
1845 NUTHER
1846
1847
1848
1849
1850
1851 GOTONE, TOG FLAG /COMPLIMENT THE PARITY GENERATOR
1852
1853 BR COFL T /WAS IT THE PARITY BIT?
1854 CHKPAR /YES, GO CHECK PARITY
1855
1856 ROTATE ZERO /NO, SAVE THE COMPLIMENTED DATA BIT IN SR
1857
1858 NUTHER, SET SHIFT /SHIFT PULSE AND INCREMENT BIT COUNT

```

```

1858 2035 0073 ICT
1859 2036 0024 CLR SHIFT
1860
1861 2037 0222 JUMP F4
1862 2040 2021 PAYDAT
1863
1864
1865 2041 2176 CHKPAR, BR FLAGO ONE /WHERE THERE AN ODD NO. OF ONES?
1866 2042 2076 GOTWRD /YES, PARITY HAS GOOD
1867
1868 2043 0214 OPEN STAT /NO, STAT TO SR
1869 2044 0371 ESP
1870 2045 2075 LSR
1871
1872 LCT
1873 *-5-1
1874 BR SR7 T
1875 *-4
1876 ROTATE ZERO
1877 JUMP F4
1878 2054 2056 *-2
1879 2055 0076 ROTATE ONE
1880 2056 0073 ICT
1881 2057 0124 BR COFL F
1882 2060 2050 *-8
1883
1884 2061 0074 ROTATE ZERO
1885 2062 0076 ROTATE ONE
1886
1887 2063 0122 BR SR7 T
1888 2064 2070 *-4
1889 2065 0074 ROTATE ZERO
1890 2066 0222 JUMP F4
1891 2067 2071 *-2
1892 2070 0076 ROTATE ONE
1893
1894 2071 0064 LSP
1895
1896 2072 0070 LCT
1897 2073 0210 KPARER /ERRCODE FOR PARITY ERROR
1898 2074 0226 JUMP F5
1899 2075 2610 GOERON
1900
1901 2076 0270 GOTWRD, OPEN RTNA /WORD WAS GOOD, EXIT FROM GETWRD, GETCMD
1902 2077 0263 JUMP F0 IND

```

```

1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012

/ISSUBROUTINE: STEPHEAD]
/THIS SUBROUTINE WILL STEP THE SPECIFIED NUMBER OF TRACKS IN THE
/SPECIFIED DIRECTION, DIRECTION IS DETERMINED BY THE HD DIR FLOP
/THE NUMBER OF STEPS IS IN THE SR, RETURN ADDRESS IS IN THE CNTR,
/EXIT IS TO THE RETURN ADDRESS IF HOME IS DETECTED, EXIT IS TO RETURN
/PLUS 2 IF THE LAST STEP HAS BEEN TAKEN, AFTER THE LAST STEP IS TAKEN,
/THE HEAD IS LOADED AND A 25MS DELAY IS EXECUTED FOR HEAD SETTLE TIME

STEPHD, OPEN RTNA      /STORE RETURN ADDR AND MOVE STEP COUNT TO CNTR
LSP
LSR
ESP
LSP
CKHOME, BR HOME T    /IS THE HEAD HOME?
OUT                      /YES, GO EXIT
ICT
LSR
OPEN TEMPA           /NO, INCREMENT STEP COUNT AND STORE IN TEMPA
LSP
LCT
SECPLS              /PASS 30 TO DELAY SUBR FOR 3MS DELAY
LSR
LCT
-30-1
SET STPHD           /ISSUE STEP PULSE
CLR STPHD
JUMP F2            /CALL DELAY SUBR
DELAY
SECPLS, SET STPHD   /ISSUE SECOND STEP PULSE
CLR STPHD
LCT
DONSTP              /CALL DELAY FOR 3MS DELAY
LSR
LCT
-30-1
JUMP F2            /CHECK STEP COUNT
DELAY
DONSTP, OPEN TEMPA /CHECK STEP COUNT
ESP
BR COFL F          /NOT DONE, GO CHECK IF HOME
CKHOME
2100 0270
2101 0064
2102 0075
2103 0071
2104 0064
2105 0136
2106 2150
2107 0073
2110 0075
2111 0230
2112 0064
2113 0070
2114 2124
2115 0075
2116 0070
2117 0341
2120 0012
2121 0010
2122 0212
2123 1300
2124 0012
2125 0010
2126 0070
2127 2135
2130 0075
2131 0070
2132 0341
2133 0212
2134 1300
2135 0230
2136 0071
2137 2124
2140 2105

```

## /RX01 FLOPPY CONTROLLER FIRMWARE

PAL10 VI42A 9-FEB-76

9117

PAGE 12-1

```

1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012

/DOONE STEPPING, INCREMENT RETURN ADDRESS BY 2
DLY25, OPEN RTNA
LSR
LSP
OUT, LDMD
OPEN TEMPE
LCT
OCTAL
200
DECIMAL
LSR
LSP
LCT
DONDLY
LSR
LCT
-255-1
JUMP F2
DELAY
DONDLY, OPEN RTNA
JUMP F0 IND
/RETURN FROM STEP HEAD OR DELAY 25MS SUBROUTINE

/ROUTINE: READ SECTOR CONT.]
READ, LCT
-3-1
OPEN TEMPB
LSR
LSP
LCT
-120-1
ICT
FLAG ON
BR COFL F
.-3
LCT
LSR
JUMP F3
SETDAM
/3 TO DATA MARK TRY COUNTER
/STALL FOR 96 MICRO SEC (3 BYTES) TO AVOID WRT TURN ON SPLASH
/SET THE FLAG TO SPECIFY DATA AM IN FIND AM ROUTINE
/CLR COUNTER AND SR
/GO TRY FIND THE ADDRESS MARK

```



```

2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161

```

/[SUBROUTINE: WAIT FOR RUN]  
 /THIS SUBROUTINE WILL WAIT FOR RUN. IF 46MS ELAPSES, THE HEAD IS UNLOADED  
 /AND THE ROUTINE CONTINUES WAITING FOR RUN. RETURN ADDRESS IS PASSED  
 /VIA THE COUNTER

WATRNB, OPEN RTNB /STASH THE RETURN ADDRESS  
 LSR  
 LSP

BR RUN T /GOT RUN?  
 GOTRUN

OPEN TEMPC /PRESET LOOP COUNTER TO 0  
 LCT  
 0

LSH /RESTORE LOOP COUNT  
 LSP

WBR RUN T /TIME WHILE WAITING FOR FUN  
 GOTRUN  
 WBR RUN T  
 GOTRUN  
 WBR RUN T  
 GOTRUN  
 WBR RUN T  
 GOTRUN

ESP /INCREMENT AND TEST LOOP COUNT  
 ICT  
 BR COFL F  
 BACK  
 BACK

OPEN TEMPE /46MS NOT ELAPSED YET  
 ICT  
 LSR  
 LSP  
 UNWD

BR RUN F /WAIT FOR RUN. FOREVER IF NECESSARY  
 0=1

GOTRUN, CLR XREG /IF RUN WAS RESPONSE TO XFREG  
 OPEN RTNB /RETURN FROM WATRNB SUBROUTINE  
 JUMP IND F2

```

2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196

```

/[ROUTINE: INITIALIZE CONT.]  
 /CONTINUATION OF THE INITIALIZE SELF TEST

TEST, LCT /LOAD R5 WITH TEST PATTERN 252  
 OCTAL  
 252

DECIMAL  
 LSR  
 OPEN R5  
 LSP

LCT /LOAD R10 WITH TEST PATTERN 125  
 OCTAL  
 125

DECIMAL  
 LSR  
 OPEN R10  
 LSP

FLAG ON /SET FLAG AND TEST IT  
 BR FLAGO T  
 +3

JUMP F2 /FLAG FAILURE  
 INTER1

OPEN R5 /CONTENTS OF R5 TO SR. SHOULD BE 252  
 ESP  
 LSR

JUMP F2 /GO CONTINUE INIT TEST IN FLD 2  
 TEST1  
 1351

0  
 0

2197 /SUBROUTINE: MAGNITUDE COMPARISON)  
 2198 /THIS SUBROUTINE COMPARES THE EIGHT BIT NUMBERS IN REGISTERS F AND G  
 2199 /EXIT IS TO THE RETURN ADDRESS IF F<G. IF F<G, RETURN IS TO RTNA+2.  
 2200 /IF F>G, RETURN IS TO RTNA+4. CONTENTS OF F AND G ARE UNDEFINED AT  
 2201 /THE END OF THE SUBROUTINE

```

2202 2406 0230 MAGCOM, OPEN TEMPA /FOR BIT COUNT
2203 2401 0070 LCT /BIT COUNT IS 0
2204 2402 0367 -0-1
2205 2403 0075 LSP /RESTORE BIT COUNT
2206 2404 0064 LSP
2207 2405 0254 OPEN TEMPF /F TO SR
2208 2406 0071 ESP
2209 2407 0075 LSR
2210 2410 0120 BR SR7 ZERO /TEST F
2211 2411 2443 TSTG0 /ITS 0
2212 2412 0076 ROTATE ONE /ITS 1, BRING UP NEXT BIT
2213 2413 0064 LSP /RESTORE F
2214 2414 0260 OPEN TEMPG /G TO SR
2215 2415 0071 ESP
2216 2416 0075 LSR
2217 2417 0120 BR SR7 ZERO /TEST G
2218 2420 2432 GLESSF /ITS 0, G IS LESS THAN F
2219 2421 0074 NEXTG, ROTATE ZERO /ITS 1, BRING UP NEXT G BIT
2220 2422 0064 LSP /RESTORE G
2221 2423 0230 OPEN TEMPA /INCREMENT AND TEST BIT COUNT
2222 2424 0071 ESP
2223 2425 0075 ICT
2224 2426 0124 BR COFL F
2225 2427 2403 MAGCOM+3 /GO COMPARE ANOTHER BIT
2226 2430 0270 OPEN RTNA /ALL BITS COMPARED, NO DIFFERENCE
2227 2431 0203 JUMP F0 IND
2228 2432 0270 GLESSF, OPEN RTNA /G IS LESS THAN F RETURN TO RTNA +4
2229 2433 0071 ESP
2230 2434 0073 ICT
2231 2435 0073 ICT
2232 2436 0073 ICT
2233 2437 0073 ICT
2234 2438 0075 LSR
    
```

```

2252 2441 0064 LSP
2253 2442 0203 JUMP F0 IND
2254 2443 0074 TSTG0, ROTATE ZERO /F WAS 0, BRING UP NEXT BIT
2255 2444 0064 LSP /RESTORE F
2256 2445 0260 OPEN TEMPG /G TO SR
2257 2446 0071 ESP
2258 2447 0075 LSR
2259 2454 0120 BR SR7 ZERO /TEST G
2260 2451 2421 NEXTG /MATCHES F, GO BRING UP NEXT G BIT
2261 2452 0270 OPEN RTNA /G IS LESS THAN F, RETURN TO RTNA +2
2262 2453 0271 ESP
2263 2454 0226 JUMP F5
2264 2455 2436 GLESSF+4
    
```

/SUBROUTINE: FIND TRACK CONT.]

```

2456 0270 HUMERR, LCT /NONE FOUND BEFORE LAST STEP TAKEN
2457 0050 KMOHERR
2460 0226 JUMP F5
2461 2610 GOERDN
    
```

/SUBROUTINE: DIFFERENCE]  
 /THIS SUBROUTINE COMPUTES THE DIFFERENCE BETWEEN TWO EIGHT BIT  
 /NUMBERS, ENTER WITH THE RETURN ADDRESS IN RTN, A IN THE  
 /COUNTER, AND B IN THE SHIFT REGISTER. EXIT IS MADE WITH THE  
 /COMPLEMENT OF THE DIFFERENCE IN THE SHIFT REGISTER.  
 /EXIT IS TO RTN IF A>B. EXIT IS TO RTN+2 IF A<B

```

2462 0230 DIF, OPEN TEMPA /OPEN TEMPORARY PATH THRU THE SP
2463 0120 BR COFL T /HAS A REACHED ALL ONES YET?
2464 2501 DIFB /YES, GO GET R FOR THE DIFFERENCE
2465 0064 LSP /NO, GET B
2466 0075 LSR /A INTO SHIFT REG
2467 0071 ESP /B INTO COUNTER
2470 0126 BR COFL T /HAS B REACHED ALL ONES YET?
2471 2503 DIFA /YES, GO GET A FOR THE DIFFERENCE
2472 0073 ICT /INCREMENT B
2473 0064 LSP // BRING BACK A
2474 0075 LSR /B INTO SHIFT REG
2475 0071 ESP // A INTO COUNTER
    
```

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V102A 9-FEB-76 9117 PAGE 1502  
 2307 2476 0073 ICT /INCREMENT A  
 2308 2477 0226 JUMP F5 /GO BACK TO TEST A AGAIN  
 2309 2500 2463 DIF+1  
 2310  
 2311  
 2312 2501 0270 DIFB, OPEN RTNA /B IS THE COMPLEMENT OF THE DIFFERENCE  
 2313 2502 0203 JUMP F0 IND /EXIT A=BB  
 2314  
 2315  
 2316  
 2317 2503 0270 DIFA, OPEN RTNA /A IS THE COMPLEMENT OF THE DIFFERENCE  
 2318 2504 0071 ESP /INCREMENT THE RETURN ADDRESS BY 2  
 2319 2505 0073 ICT  
 2320 2506 0073 ICT  
 2321 2507 0064 LSP /RESTORE RETURN ADDRESS TO SCRATCHPAD AND A TO BR  
 2322 2510 0075 LSR  
 2323 2511 0071 ESP  
 2324 2512 0064 LSP  
 2325 2513 0075 LSR  
 2326  
 2327 2514 0203 JUMP F0 IND /EXIT A=BB  
 2328  
 2329  
 2330  
 2331  
 2332  
 2333  
 2334  
 2335  
 2336  
 2337  
 2338  
 2339  
 2340  
 2341  
 2342  
 2343  
 2344  
 2345  
 2346  
 2347  
 2348  
 2349  
 2350  
 2351  
 2352  
 2353  
 2354  
 2355  
 2356  
 2357  
 2358  
 2359  
 2360  
 2361

/[ROUTINE1 FIND HEADER CONT.]  
 /THIS ROUTINE CHECKS THE CRC, AND THE RESULTS OF THE TRACK  
 /AND SECTOR COMPARISONS.

CKHCRC, LCT /PRESET BIT COUNT TO 16 FOR CRC  
 -16-1  
 BR CRC16 ONE /IS CRC ZERO  
 HRCRCR /NO, LOG ERROR AND TRY AGAIN  
 ICT /YES, CRC GOOD SO FAR, BUMP BIT CNTR  
 CRC ZERO /BRING UP NEXT CRC BIT  
 BR COFL F /ALL BITS TESTED?  
 .-5 /NO, BRANCH BACK  
 OPEN ERREG /YES, CRC WAS GOOD, CHECK TRK COMP  
 ESP  
 LSR  
 LCT /ROTATE BIT 0 TO BIT 7  
 -7-1  
 ROTATE ZERO  
 ICT  
 BR COFL F /DONE ROTATING?  
 .-3 /NO

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V102A 9-FEB-76 9117 PAGE 1503  
 2362 2536 0122 BR SRT ONE /YES, WAS THERE A BAD COMPARE  
 2363 2537 2542 TKSNER /YES, GO REPORT A TRACK SEEK ERROR  
 2364  
 2365 2544 0264 OPEN RTNA /CORRECT TRACK, EXIT FROM FIND HDR SUBR  
 2366 2541 0207 JUMP F1 IND  
 2367  
 2368  
 2369  
 2370  
 2371 2542 0070 TKSNER, LCT /HEADER CRC WAS NOT CORRECT  
 2372 2543 0150 KTKSKR /ADDRESS DID NOT COMPARE, MUST  
 2373 2544 0226 JUMP F5 /EXIT TO ERROR NONE  
 2374 2545 2610 GOERDN  
 2375  
 2376  
 2377 2546 0070 HRCRCR, LCT /HEADER CRC WAS NOT CORRECT  
 2378 2547 0140 KRCRCR /LOG THE ERROR  
 2379 2552 0275 LSR  
 2380 2551 0210 OPEN ERREG  
 2381 2552 0064 LSP  
 2382  
 2383 2553 0226 JUMP F5 /GO TRY ANOTHER HEADER  
 2384 2554 2557 RADHDR  
 2385  
 2386  
 2387  
 2388  
 2389 2555 0170 BDSRT, BR FLAGO T /BAD START ON DATA AM OR IDAM?  
 2390 2556 2577 RADDAM  
 2391  
 2392 2557 0230 BADHDR, OPEN TEMPA /IDAM, INCREMENT AND TEST BAD START INNER COUNT  
 2393 2560 0071 ESP  
 2394 2561 0073 ICT  
 2395 2562 0275 LSR  
 2396 2563 0064 LSP  
 2397 2564 0124 BR COFL F /NO OVERFLOW, GO TRY ANOTHER HEADER  
 2398 2565 2615 PTRYAG /INCREMENT AND TEST BAD START OUTER COUNT  
 2399 2566 0234 OPEN TEMPB  
 2400 2567 0071 ESP  
 2401 2570 0073 ICT  
 2402 2571 0124 BR COFL F /NO OVERFLOW, GO TRY AGAIN  
 2403 2572 2615 PTRYAG /TOO MANY TRIES FOR A HEADER  
 2404 2573 0070 LCT  
 2405 2574 0160 XSTRYS, KXSTRYS  
 2406 2575 0226 JUMP F5  
 2407 2576 2610 GOERDN  
 2408  
 2409  
 2410 2577 0234 BADDAM, OPEN TEMPB /BAD START ON DATA AM, INCREMENT AND TEST BAD START COUNT  
 2411 2600 0071 ESP  
 2412 2601 0073 ICT  
 2413 2602 0075 LSR  
 2414 2603 0064 LSP  
 2415 2604 0124 BR COFL F /NO OVERFLOW GO TRY FOR DATA AM AGAIN  
 2416 2605 2617 PGETDA

```
2417 2606 0070 NODAM, LCT
2418 2607 0170 LCT
2419 2610 0210 KNODAM
2420 2611 0075 GOERDN, OPEN ERREG
2421 2612 0064 LSR
2422 2613 0212 JUMP F2
2423 2614 1000 ERDONE
2424
2425 2615 0216 /PTRVAG, JUMP F3
2426 2616 1413 /POINTER TO FIND AN IDAM
2427
2428
2429 2617 0216 /PGETDA, JUMP F3
2430 2620 1441 /POINTER TO FIND DATA AM
2431
2432
2433
2434
2435 /ROUTINE: INITIALIZE CONT.1
2436 2621 0070 WRONG, LCT
2437 2622 0030 LCT
2438 2623 0226 K-RONG
2439 2624 2610 GOERDN
2440
2441 2625 0070 DNRCAL, LCT
2442 2626 1771 PNRDLY
2443 2627 0226 JUMP F5
2444 2630 2640 CHKRDY
2445
2446 2631 0070 INTRDY, LCT
2447 2632 0770 GOREAD
2448 2633 0274 OPEN RTN
2449 2634 0075 LSR
2450 2635 0064 LSP
2451 2636 0202 JUMP F0
2452 2637 0252 BOOT
2453
2454
2455
```

```
2456 2640 0274 CHKRDY, OPEN RTN /SAVE RETURN ADDRESS
2457 2641 0075 LSR
2458 2642 0064 LSR
2459 2643 0070 LCT
2460 2644 0375 -2-1
2461 2645 0230 OPEN TEMPA /FOR INDEX PASS COUNT
2462 2646 0075 NEMPAS, LSR /RESTORE INDEX PASS COUNT
2463 2647 0064 LSP
2464 2650 0061 FLAG OFF /CLOSE INDEX WINDOW
2465 2651 0042 LDHD /TO CLEAR INDEX FLOP
2466 2652 0070 LCT /FOR 15 TIMES THROUGH 10MS LOOP
2467 2653 0360 -15-1
2468 2654 0234 STDLY, OPEN TEMPB /RESTORE OUTER COUNT
2469 2655 0075 LSR
2470 2656 0064 LSP
2471 2657 0070 LCT /FOR 40 TIMES THROUGH .25MS LOOP
2472 2660 0327 -40-1
2473 2661 0240 OPEN TEMPC /RESTORE INNER COUNT
2474 2662 0075 SPBACK, LSR
2475 2663 0064 LCT
2476 2664 0070 LCT
2477 2665 0005 -250-1
2478 2666 0116 BR INDX T
2479 2667 2714 SAWIND
2480 2670 0073 ICT
2481 2671 0124 BR COFL F
2482 2672 2666 .-4
2483 2673 0240 OPEN TEMPC /INCREMENT AND TEST INNER COUNT
2484 2674 0071 ESP
2485 2675 0073 ICT
2486 2676 0124 BR COFL F
2487 2677 2662 SPBACK
2488 2678
```

```

2511 2700 0234 OPEN TEMPB
2512 2701 0071 ESP
2513 2702 0073 ICT
2514 2703 0124 BR COFL F
2515 2704 2655 STDLY+1
2516 2705 0176 BR FLAGO ONE
2517 2706 2767 UNRDY
2518 2707 0062 FLAG ON
2519 2710 0070 LCT
2520 2711 0374 -3-1
2521 2712 0226 JUMP FS
2522 2713 2654 STDLY
2523 2714 0230 SAWIND, OPEN TEMPB
2524 2715 0071 ESP
2525 2716 0073 ICT
2526 2717 0124 BR COFL F
2527 2720 2646 NEMPAS
2528 2721 0174 BR FLAGO ZERO
2529 2722 2767 UNRDY
2530 2723 0274 OPEN RTN
2531 2724 0071 ESP
2532 2725 0073 ICT
2533 2726 0073 ICT
2534 2727 0075 LSR
2535 2730 0064 LSP
2536 2731 0214 OPEN STAT
2537 2732 0071 ESP
2538 2733 0075 LSR
2539 2734 0076 ROTATE ONE
2540 2735 0061 FLAG OFF
2541 2736 0070 ROT3,
2542 2737 0374 -3-1
2543 2740 0122 BR SR7 T
2544 2741 2745 +4
2545 2742 0074 ROTATE ZERO
2546 2743 0226 JUMP FS
2547 2744 2746 +2
2548 2745 0076 ROTATE ONE
2549 2746 0073 ICT
2550 2747 0124 BR COFL F
2551 2750 2740 .-8
2552 2751 0176 BR FLAGO T

```

/INCREMENT AND TEST OUTER COUNT

/WAS INDEX WINDOW OPEN?  
/YES, NO INDEX WITHIN 100MB

/NO, OPEN WINDOW

/FOR 3 TIMES THROUGH 10 MS LOOP  
/THE WINDOW IS 30 MS WIDE

/GO LOOK FOR INDEX

/INCREMENT AND TEST INDEX PASS COUNT

/THIS WAS 1ST INDEX, GO LOOK FOR SECOND

/THIS WAS 2ND INDEX, WAS THE WINDOW OPEN?

/NO, INDEX OCCURRED TOO SOON

/YES, INDEX OCCURRED BETWEEN 150 AND 100 MB, INCREMENT

/RETURN ADDRESS BY 2

/SET DRV RDY BIT OF STAT IN SR

/FLAG OFF TO INDICATE FIRST PASS

/END AROUND SHIFT OF THE NEXT 3 BITS OF STAT IN SR

```

2560 2752 2764 EXCHRY
2561 2753 0140 BR WRTEF F
2562 2754 2760 +4
2563 2755 0074 ROTATE ZERO
2564 2756 0226 JUMP FS
2565 2757 2761 +2
2566 2760 0076 ROTATE ONE
2567 2761 0062 FLAG ON
2568 2762 0226 JUMP FS
2569 2763 2736 ROT3
2570 2764 0064 EXCHRY, LSP
2571 2765 0274 OPEN RTN
2572 2766 0217 JUMP FS IND
2573 2767 0214 OPEN STAT
2574 2770 0071 ESP
2575 2771 0075 LSR
2576 2772 0074 ROTATE ZERO
2577 2773 0220 JUMP FS
2578 2774 2735 ROT3-1
2579 2775 0000 ?
2580 2776 0000 0
2581 2777 0000 0
2582 2778 0000 0
2583 2779 0000 0
2584 2780 0000 0
2585 2781 0000 0
2586 2782 0000 0
2587 2783 0000 0
2588 2784 0000 0
2589 2785 0000 0
2590 2786 0000 0
2591 2787 0000 0
2592 2788 0000 0
2593 2789 0000 0
2594 2790 0000 0
2595 2791 0000 0
2596 2792 0000 0
2597 2793 0000 0

```

/LAST, GO EXIT

/UPDATE WRITE PROTECT BIT OF STAT IN SR

/GO SHIFT AROUND LAST 3 BITS

/RESTORE THE STAT

/RETURN FROM CHKRDY SUBROUTINE

/CLEAR DRV READY BIT OF STAT IN SR

/GO UPDATE REST OF STAT IN SR

/OPEN

/OPEN

/OPEN

0000 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0100 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0200 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0300 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0400 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0500 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0600 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0700 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
  
1000 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1100 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1200 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1300 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1400 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1500 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1600 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1700 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
  
2000 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2100 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2200 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2300 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2400 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2500 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2600 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2700 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111

3000  
3100  
3200  
3300  
3400  
3500  
3600  
3700

4000  
4100  
4200  
4300  
4400  
4500  
4600  
4700  
  
5000  
5100  
5200  
5300  
5400  
5500  
5600  
5700  
  
6000  
6100  
6200  
6300  
6400  
6500  
6600  
6700  
  
7000  
7100  
7200  
7300  
7400  
7500  
7600  
7700

A 0562  
 ABACK 0535  
 ABV43 0344  
 AGAIN 0531  
 AGAIN1 0550  
 AGAIN2 0722  
 AGAIN3 1576  
 AGAIN4 1616  
 AGAIN5 1635  
 AGAIN6 1653  
 B 0564  
 BACK 2322  
 BADDAM 2577  
 BADHDR 2557  
 BADSRT 1673  
 RBACK 0554  
 BDSRT 2555  
 BOOT 0252  
 BYTEOU 1152  
 C 0615  
 CBACK 0576  
 CEGATE 0676  
 CFINSE 0351  
 CHKPAR 2041  
 CHKRDY 2640  
 CHKSEC 0730  
 CKHCRC 2515  
 CKHOME 2105  
 CLRIO 1243  
 CNGATE 0666  
 D 0653  
 DAM 1675  
 DAMSUP 0460  
 DATA 2206  
 DATAA 0571  
 DBACK 0646  
 DCR CER 2304  
 DELAY 1300  
 DELDAT 1727  
 DIF 2462  
 DIFA 2503  
 DIFB 2501  
 DLY25 2145  
 DNRCAL 2625  
 DONDLY 2165  
 DONSTP 2135  
 DUNSTP 0305  
 E 0627  
 EMPTY1 1210  
 EMPTYB 1107  
 ENDDAM 1742  
 ERDONE 1000

ERTRK 0242  
 EXCHRY 2764  
 FILL1 1175  
 FILLBU 1110  
 FINDHD 1400  
 FINDSE 0714  
 FINDTR 0103  
 FUNCT 1036  
 FUNCT2 1057  
 FUNCT4 1066  
 FUNCT6 1076  
 GETCMD 2001  
 GETCRC 2221  
 GETDAM 1441  
 GETMRD 2000  
 GLESSF 2432  
 GODONE 0712  
 GODUN 1272  
 GOERDN 2610  
 GOREAD 0770  
 GOTIT 2010  
 GOTONE 2030  
 GOTRUN 2347  
 GOTWRD 2076  
 HCR CER 2546  
 HDRCOM 1571  
 HDSETL 0322  
 HLPDLY 0466  
 HMERR 2456  
 ILTRK 0206  
 INI0 0045  
 INTER1 1374  
 INTRDY 2631  
 LOOP 1326  
 MAGCOM 2400  
 MOREOS 1421  
 NEWORD 1141  
 NEWPAS 2646  
 NEXTG 2421  
 NODAM 2606  
 NOSTPS 0357  
 NOTYET 1755  
 NOZERO 1746  
 NUTHER 2034  
 NXDRV0 0064  
 NXDRV1 0070  
 NXHDR 0737  
 NXIDAM 1761  
 NAPRAM 1751  
 OKDONE 1006  
 OUT 2150  
 PDNRCL 0372

WHCHDR 0075  
 WRONG 2621  
 WRT08 1322  
 WRTCRC 0624  
 WRTDAM 0514  
 WRTPST 0506  
 WRTSEC 0400  
 XPRQ 1131  
 XSTRY8 2573


PFUNCT 0370  
 PGETDA 2617  
 PGOIT 1346  
 PNORDY 1771  
 PNTRDY 1765  
 PRDSEC 1105  
 PRTERP 0503  
 PTRYAG 2615  
 PUTSEC 0145  
 PUTTRY 0166  
 PYSRDY 1767  
 RCALOK 0060  
 RDEREG 1275  
 RDSEC 0760  
 RDSTAT 1224  
 READ 2167  
 READOK 0706  
 RECAL0 0035  
 RECAL1 0034  
 RFINTR 0355  
 ROT 1251  
 ROT3 2736  
 SAWIND 2714  
 SECHLF 0543  
 SECPLS 2124  
 SELFER 0620  
 SPBACK 2662  
 STASH 0437  
 STDLY 2654  
 STDONE 1031  
 STEPHD 2100  
 STPOUT 0275  
 SWGATF 0407  
 TEST 2352  
 TEST1 1351  
 TEST2 1350  
 TESTDN 1372  
 TIMERR 1667  
 TSKER 2542  
 TRKE0 0246  
 TRYAGN 1413  
 TSTAGN 1353  
 TSTG0 2443  
 TSTRTN 0004  
 UDIF 0134  
 UNRDY 2767  
 UONE 0120  
 USAME 0141  
 UZERO 0127  
 WAIT 0743  
 WAITRN 2312  
 WATDAT 2021

ERRORS DETECTED: 0  
 LINKS GENERATED: 0  
 RUN-TIME: 18 SECONDS  
 3K CORE USED

"THIS DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART IN ANY MANNER FOR THE PURPOSES OF SALE OR FOR THE REPRODUCTION OF ANY PART THEREOF WITHOUT THE WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION." COPYRIGHT © 1974

**NOTES:**

1. UNLESS OTHERWISE SPECIFIED:  
A ALL RESISTORS ARE 1/8W, ±5%
2. WASHER TO BE USED BETWEEN ITEMS 57 AND 58 WILL BE SUPPLIED WITH THE D41CB TRANSISTOR ONLY BY G.E.. THE WASHER IS ONLY REQUIRED WHEN USING THE G.E. TYPE TRANSISTOR.



IC TYPE	QTY	REF. DESIGNATION	DESCRIPTION
7475	4		
7475	4	5	
74157	4	6	
74123	8	6	
IC TYPE	GND	+5V	

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY EXCEPT AS STATED ABOVE

IC PIN LOCATIONS

QTY	REF. DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.																
	M7727	ETCH BOARD REV. E																		
<table border="1"> <tr> <td>DATE</td> <td>12/31/74</td> </tr> <tr> <td>CHKD.</td> <td>[Signature]</td> </tr> <tr> <td>DATE</td> <td>1/10/75</td> </tr> <tr> <td>CHKD.</td> <td>[Signature]</td> </tr> <tr> <td>DATE</td> <td>1-14-75</td> </tr> <tr> <td>CHKD.</td> <td>[Signature]</td> </tr> <tr> <td>DATE</td> <td>1-14-75</td> </tr> <tr> <td>CHKD.</td> <td>[Signature]</td> </tr> </table>					DATE	12/31/74	CHKD.	[Signature]	DATE	1/10/75	CHKD.	[Signature]	DATE	1-14-75	CHKD.	[Signature]	DATE	1-14-75	CHKD.	[Signature]
DATE	12/31/74																			
CHKD.	[Signature]																			
DATE	1/10/75																			
CHKD.	[Signature]																			
DATE	1-14-75																			
CHKD.	[Signature]																			
DATE	1-14-75																			
CHKD.	[Signature]																			
<table border="1"> <tr> <td>DEC NO.</td> <td>EIA NO.</td> <td>DEC NO.</td> <td>EIA NO.</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> </tr> </table>					DEC NO.	EIA NO.	DEC NO.	EIA NO.												
DEC NO.	EIA NO.	DEC NO.	EIA NO.																	
<table border="1"> <tr> <td>SCALE</td> <td></td> <td>SHEET</td> <td>1</td> <td>OF</td> <td>6</td> </tr> </table>					SCALE		SHEET	1	OF	6										
SCALE		SHEET	1	OF	6															
<table border="1"> <tr> <td>SIZE</td> <td>CODE</td> <td>NUMBER</td> <td>REV.</td> </tr> <tr> <td>D</td> <td>CSM7727-0-1</td> <td></td> <td>C</td> </tr> </table>					SIZE	CODE	NUMBER	REV.	D	CSM7727-0-1		C								
SIZE	CODE	NUMBER	REV.																	
D	CSM7727-0-1		C																	

SEMICONDUCTOR CONVERSION CHART

**digital**

READ/WRITE CONTROL

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION.

PARTS LIST

QTY	REF DESIGNATION	DESCRIPTION	PART NO.	QTY
		X-Y COORDINATE HOLE LOCATION	K-00-M7727-0-4	1
		ASSY/ DRILL HOLE LAYOUT	D-M-M7727-0-5	2
		MODULE ECO HISTOXY	B-M-M7727-0-6	3
1		ETCHED CIRCUIT BOARD	D-1A-501570-00	4
2	C17, C18	CAP 100 pF	1000016-00	5
1	C9	CAP 180 pF	1000020-00	6
2	C8, C14	CAP 220 pF	1000021-00	7
32	C1, C2, C4, C10, C11, C15, C16, C20, C21, C23, C24, C26, C27, C29, C30, C37, C38, C39, C40, C42, C44, C45, C46, C47, C49, C57	CAP .0.1 uF	1001610-00	8
2	C3, C5	CAP 6.8 uF 35V	1005306-00	9
2	C34, C35	CAP 190 uF	1009433-00	10
1	C38	CAP 50 uF	1000080-00	11
7	C7, C6, C12, C13	CAP .047 uF	1010978-32	12
5	C19, C25, C26, C28, C36	CAP .005 uF	1001765-00	13
10	D4, D7, D9, D12, D14, D15, D16, D17, D18, D19	DIODE D671	1103309-00	14
8	D3, D5, D8, D9, D10, D11, D21, D22	DIODE 1N472	1105275-00	15
10	D23, D24, D26, D27, D28, D29, D30, D31, D32, D33	DIODE 1N4004	1105796-00	16
1	D20	DIODE 1N4742 12V	1109502-00	17
2	D1, D2	DIODES 5.1V	110713-00	18
9	R90, R92 - E59	RES 150 1/4W 5%	1300250-00	19
1	R41, R04, R105, R06	RES 680 1/2W 5%	1300347-00	20
12	R6, R14, R17, R23, R24, R26, R26, R28, R29, R30, R34, R34	RES 1K 1/4W 5%	1300365-00	21
4	R2 - R11	RES 1.2K 1/2W 5%	1300385-00	22
6	R22, R27, R42, R42, R44, R44	RES 68 1/2W 5%	1309405-00	23
7	R12, R16, R23, R23, R25, R25, R25, R102	RES 1.5K 1/4W 5%	1300391-00	24
4	R5, R26, R39, R40	RES 51 1/8W 1%	1302411-00	25
1	R5	RES 2.7K 1/8W 1%	1304868-00	26
11	R3, R4, R7, R12, R15, R18, R18, R25, R27, R42, L92	RES 3.3K 1/4W 5%	1300439-00	27
6	R1, R2, R22, R24, R45, R107	RES 1 1/2W 5%	1300479-00	28
11	R3, R37, R38, R52, R58, R62, R66, R72, R76, R103, R112	RES 1.2K 1/4W 1%	1302871-00	29
1	R32	RES 196 1/8W 1%	1302956-00	30
2	R33, R34	RES 464 1/8W 1%	1303047-00	31
2	R28, R29	RES 34.8K 1/4W 1%	1303156-00	32
4	R51, R61, R65, R73	RES 1.2K 1/8W 1%	130332-00	33
2	R82, R83	RES 100 5/8W 5%	1309094-00	34
2	R30, R31	RES 196K 1/8W 1%	1309699-00	35
6	R55, R59, R67, R74, R110, R112	RES 4.69K 1/4W 1%	1304856-00	36


PARTS LIST

QTY	REF DESIGNATION	DESCRIPTION	PART NO.	QTY
1	L5	CHOKE 1000 MHY	1602723-00	37
2	L2, L4	CHOKE 33 MHY	1601759-00	38
2	L1, L3	CHOKE 120 MHY	1610163-00	39
1	E17	I.C. 7450	1905549-00	40
2	E16, E18	I.C. 7412	1905597-00	41
1	E14	I.C. 7402	1909039-00	42
1	E13	I.C. 7404	1909624-00	43
2	E4, E6	I.C. 7403	1909858-00	44
3	E1, E9, E21	I.C. 1414	1909858-00	45
5	E2, E3, E12, E19, E20	I.C. 74451	1910436-00	46
1	E10	I.C. 74123	1910436-00	47
2	E8, E11	I.C. 72733	1910648-00	48
1	E15	I.C. 74157	1910655-00	49
1	E5	I.C. 7412	191074-00	50
1	J1	I.C. SOCKET 16 PIN	1910858-00	51
9	Q9 THRU Q15, Q25, Q26	TRANS MIXAROS	1910105-00	52
8	Q1 - Q5, Q8	TRANS MIXAROS	1910106-00	53
8	Q17 - Q24	TRANS D44C8	1910421-00	54
86	Z HOLES	WIRE WRAP PIN	1910385-01	55
3	J2	CONN 2 POS	1912204-00	56
8	"X" HOLES	SCREW, PAN HD 4/40 X 5/16	1900610-01	57
8	"X" HOLES	NUT, KEP 4/40 X 1/4 X 3/16	1900657-00	58
1	E7	I.C. 75452	1910645-00	59
4	R54, R56, R69, R70	RES 14.7K 1/4W 1%	1902941-00	60

REVISIONS		
CHK	CHANGE NO	REV

DCS M7727-0-1 C





THESE DRAWINGS AND SPECIFICATIONS, WHEN AS THE PROPERTY OF ORIGIN, ARE THE PROPERTY OF ORIGIN AND SHALL NOT BE REPRODUCED OR COPIED IN ANY MANNER OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS UNLESS THE WRITTEN AUTHORITY OF THE COMPANY IS OBTAINED FROM THE COMPANY



REVISIONS		
CHK	CHANGE NO.	REV.

THE DRAWING AND SPECIFICATION HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS UNLESS WRITTEN PERMISSION IS OBTAINED FROM DIGITAL EQUIPMENT CORPORATION.

DCS M7727-0-1




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE READ / WRITE CONTROL (D4) DCS M7727-0-1  
 SCALE 1:1 SHEET 4 OF 6

DCS M7727-0-1


"THE DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"



REVISIONS		
CHK	CHANGE NO.	REV.


DCS M7727-0-1

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION










TITLE	SHEET 2 OF 3	SIZE CODE	NUMBER	REV
H771 POWER SUPPLY		B DD	H771-Ø	D



"THE DRAWING AND SPECIFICATION HEREIN ARE THE PROPERTY OF BENTON ELECTRONIC CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, BENTON ELECTRONIC CORPORATION"

- NOTES:
1. ALL WIRE TO BE #18 AWG UNLESS OTHERWISE SPECIFIED.
  2. SLOT BETWEEN P1-4 + P1-5 CONTAINS A DUMMY PIN. SLOT BETWEEN P2-4 + P2-5 ALSO CONTAINS A DUMMY PIN.
  3. NO DOUBLE CRIMPS ARE ALLOWED IN MOLEX CONNECTOR(S) TO MOTOR(S).





D  
C  
B  
A

D  
C  
B  
A

REV.	DATE	BY	CHK'D
1	11-18-75	W. HAZEN	
2	12-18-75	W. HAZEN	
3	1-18-76	W. HAZEN	
4	3-18-76	W. HAZEN	
5	5-18-76	W. HAZEN	
6	7-18-76	W. HAZEN	
7	9-18-76	W. HAZEN	
8	11-18-76	W. HAZEN	

DRN. <i>D.E. Olson</i>	1/22/76	FIRST USED ON	RX01
CHK'D <i>W.F. Olson</i>	1/22/76	TITLE	H771A POWER CONNECTIONS
ENG. <i>D.W. Olson</i>	1/22/76	SCALE	NONE
PROD. <i>D.W. Olson</i>	1/22/76	SHEET	1 OF 1
NEXT HIGHER ASSY.		SIZE	D CS
3-DD-4771-0		NUMBER	H771-A-1
		REV.	B

- NOTES:
- 1 SLOT BETWEEN PI-4 AND PI-5 CONTAINS A DUMMY PIN. SLOT BETWEEN P2-4 AND P2-5 ALSO CONTAINS A DUMMY PIN.
  - 2 NO DOUBLE CRIMPS ALLOWED IN MOLEY CONNECTOR(S) TO MOTOR(S).
  3. ALL WIRES TO BE #18AWG UNLESS OTHERWISE SPECIFIED.




TO DISK CONTROL BOARD (SEE NOTE #1)

TO READ/WRITE BOARD (SEE NOTE #1)

REV	DATE	BY	CHKD
1	11/11/71	W. J. HAZEN	
2	11/11/71	W. J. HAZEN	
3	11/11/71	W. J. HAZEN	
4	11/11/71	W. J. HAZEN	
5	11/11/71	W. J. HAZEN	
6	11/11/71	W. J. HAZEN	
7	11/11/71	W. J. HAZEN	
8	11/11/71	W. J. HAZEN	
9	11/11/71	W. J. HAZEN	
10	11/11/71	W. J. HAZEN	
11	11/11/71	W. J. HAZEN	
12	11/11/71	W. J. HAZEN	
13	11/11/71	W. J. HAZEN	
14	11/11/71	W. J. HAZEN	
15	11/11/71	W. J. HAZEN	
16	11/11/71	W. J. HAZEN	
17	11/11/71	W. J. HAZEN	
18	11/11/71	W. J. HAZEN	
19	11/11/71	W. J. HAZEN	
20	11/11/71	W. J. HAZEN	
21	11/11/71	W. J. HAZEN	
22	11/11/71	W. J. HAZEN	
23	11/11/71	W. J. HAZEN	
24	11/11/71	W. J. HAZEN	
25	11/11/71	W. J. HAZEN	
26	11/11/71	W. J. HAZEN	
27	11/11/71	W. J. HAZEN	
28	11/11/71	W. J. HAZEN	
29	11/11/71	W. J. HAZEN	
30	11/11/71	W. J. HAZEN	
31	11/11/71	W. J. HAZEN	
32	11/11/71	W. J. HAZEN	
33	11/11/71	W. J. HAZEN	
34	11/11/71	W. J. HAZEN	
35	11/11/71	W. J. HAZEN	
36	11/11/71	W. J. HAZEN	
37	11/11/71	W. J. HAZEN	
38	11/11/71	W. J. HAZEN	
39	11/11/71	W. J. HAZEN	
40	11/11/71	W. J. HAZEN	
41	11/11/71	W. J. HAZEN	
42	11/11/71	W. J. HAZEN	
43	11/11/71	W. J. HAZEN	
44	11/11/71	W. J. HAZEN	
45	11/11/71	W. J. HAZEN	
46	11/11/71	W. J. HAZEN	
47	11/11/71	W. J. HAZEN	
48	11/11/71	W. J. HAZEN	
49	11/11/71	W. J. HAZEN	
50	11/11/71	W. J. HAZEN	


DRN	FIRST USED ON	RX01
CHKD	TITLE	H771-C POWER CONNECTIONS
ENG	PROJ ENG	
PROD	PROJ	
NEXT HIGHER ASSY	SCALE	1 OF 1
B-00 H771-0	SIZE CODE	D CS H771-C
SHEET	DIST.	

- NOTES:**
1. SLOT BETWEEN PI-4 AND PI-5 CONTAINS A DUMMY PIN, SLOT BETWEEN P2-4 AND P2-5 ALSO CONTAINS A DUMMY PIN.
  2. NO DOUBLE CRIMPS ALLOWED IN MOLEX CONNECTORS TO MOTOR(S).
  3. ALL WIRES TO BE #18AWG UNLESS OTHERWISE SPECIFIED.



TO DISK CONTROL BOARD (SEE NOTE #1)

TO READ/WRITE BOARD (SEE NOTE #1)





REV.	+
ENTR-00001	+
ORIGINATED	A
ENTR-00002	A
ENTR-00003	B
ENTR-00004	C
ENTR-00005	D
ENTR-00006	E
ENTR-00007	F
ENTR-00008	G
ENTR-00009	H
ENTR-00010	I
ENTR-00011	J
ENTR-00012	K
ENTR-00013	L
ENTR-00014	M
ENTR-00015	N
ENTR-00016	O
ENTR-00017	P
ENTR-00018	Q
ENTR-00019	R
ENTR-00020	S
ENTR-00021	T
ENTR-00022	U
ENTR-00023	V
ENTR-00024	W
ENTR-00025	X
ENTR-00026	Y
ENTR-00027	Z
ENTR-00028	AA
ENTR-00029	AB
ENTR-00030	AC
ENTR-00031	AD
ENTR-00032	AE
ENTR-00033	AF
ENTR-00034	AG
ENTR-00035	AH
ENTR-00036	AI
ENTR-00037	AJ
ENTR-00038	AK
ENTR-00039	AL
ENTR-00040	AM
ENTR-00041	AN
ENTR-00042	AO
ENTR-00043	AP
ENTR-00044	AQ
ENTR-00045	AR
ENTR-00046	AS
ENTR-00047	AT
ENTR-00048	AU
ENTR-00049	AV
ENTR-00050	AW
ENTR-00051	AX
ENTR-00052	AY
ENTR-00053	AZ
ENTR-00054	BA
ENTR-00055	BB
ENTR-00056	BC
ENTR-00057	BD
ENTR-00058	BE
ENTR-00059	BF
ENTR-00060	BG
ENTR-00061	BH
ENTR-00062	BI
ENTR-00063	BJ
ENTR-00064	BK
ENTR-00065	BL
ENTR-00066	BM
ENTR-00067	BN
ENTR-00068	BO
ENTR-00069	BP
ENTR-00070	BQ
ENTR-00071	BR
ENTR-00072	BS
ENTR-00073	BT
ENTR-00074	BV
ENTR-00075	BW
ENTR-00076	BX
ENTR-00077	BY
ENTR-00078	BZ
ENTR-00079	CA
ENTR-00080	CB
ENTR-00081	CC
ENTR-00082	CD
ENTR-00083	CE
ENTR-00084	CF
ENTR-00085	CG
ENTR-00086	CH
ENTR-00087	CI
ENTR-00088	CJ
ENTR-00089	CK
ENTR-00090	CL
ENTR-00091	CM
ENTR-00092	CN
ENTR-00093	CO
ENTR-00094	CP
ENTR-00095	CQ
ENTR-00096	CR
ENTR-00097	CS
ENTR-00098	CT
ENTR-00099	CV
ENTR-00100	CW
ENTR-00101	CX
ENTR-00102	CY
ENTR-00103	CZ
ENTR-00104	DA
ENTR-00105	DB
ENTR-00106	DC
ENTR-00107	DD
ENTR-00108	DE
ENTR-00109	DF
ENTR-00110	DG
ENTR-00111	DH
ENTR-00112	DI
ENTR-00113	DJ
ENTR-00114	DK
ENTR-00115	DL
ENTR-00116	DM
ENTR-00117	DN
ENTR-00118	DO
ENTR-00119	DP
ENTR-00120	DQ
ENTR-00121	DR
ENTR-00122	DS
ENTR-00123	DT
ENTR-00124	DV
ENTR-00125	DW
ENTR-00126	DX
ENTR-00127	DY
ENTR-00128	DZ
ENTR-00129	EA
ENTR-00130	EB
ENTR-00131	EC
ENTR-00132	ED
ENTR-00133	EE
ENTR-00134	EF
ENTR-00135	EG
ENTR-00136	EH
ENTR-00137	EI
ENTR-00138	EJ
ENTR-00139	EK
ENTR-00140	EL
ENTR-00141	EM
ENTR-00142	EN
ENTR-00143	EO
ENTR-00144	EP
ENTR-00145	EQ
ENTR-00146	ER
ENTR-00147	ES
ENTR-00148	ET
ENTR-00149	EV
ENTR-00150	EW
ENTR-00151	EX
ENTR-00152	EY
ENTR-00153	EZ
ENTR-00154	FA
ENTR-00155	FB
ENTR-00156	FC
ENTR-00157	FD
ENTR-00158	FE
ENTR-00159	FF
ENTR-00160	FG
ENTR-00161	FH
ENTR-00162	FI
ENTR-00163	FJ
ENTR-00164	FK
ENTR-00165	FL
ENTR-00166	FM
ENTR-00167	FN
ENTR-00168	FO
ENTR-00169	FP
ENTR-00170	FQ
ENTR-00171	FR
ENTR-00172	FS
ENTR-00173	FT
ENTR-00174	FV
ENTR-00175	FW
ENTR-00176	FX
ENTR-00177	FY
ENTR-00178	FZ
ENTR-00179	GA
ENTR-00180	GB
ENTR-00181	GC
ENTR-00182	GD
ENTR-00183	GE
ENTR-00184	GF
ENTR-00185	GG
ENTR-00186	GH
ENTR-00187	GI
ENTR-00188	GJ
ENTR-00189	GK
ENTR-00190	GL
ENTR-00191	GM
ENTR-00192	GN
ENTR-00193	GO
ENTR-00194	GP
ENTR-00195	GQ
ENTR-00196	GR
ENTR-00197	GS
ENTR-00198	GT
ENTR-00199	GV
ENTR-00200	GW
ENTR-00201	GX
ENTR-00202	GY
ENTR-00203	GZ
ENTR-00204	HA
ENTR-00205	HB
ENTR-00206	HC
ENTR-00207	HD
ENTR-00208	HE
ENTR-00209	HF
ENTR-00210	HG
ENTR-00211	HH
ENTR-00212	HI
ENTR-00213	HJ
ENTR-00214	HK
ENTR-00215	HL
ENTR-00216	HM
ENTR-00217	HN
ENTR-00218	HO
ENTR-00219	HP
ENTR-00220	HQ
ENTR-00221	HR
ENTR-00222	HS
ENTR-00223	HT
ENTR-00224	HV
ENTR-00225	HW
ENTR-00226	HX
ENTR-00227	HY
ENTR-00228	HZ
ENTR-00229	IA
ENTR-00230	IB
ENTR-00231	IC
ENTR-00232	ID
ENTR-00233	IE
ENTR-00234	IF
ENTR-00235	IG
ENTR-00236	IH
ENTR-00237	II
ENTR-00238	IJ
ENTR-00239	IK
ENTR-00240	IL
ENTR-00241	IM
ENTR-00242	IN
ENTR-00243	IO
ENTR-00244	IP
ENTR-00245	IQ
ENTR-00246	IR
ENTR-00247	IS
ENTR-00248	IT
ENTR-00249	IV
ENTR-00250	IW
ENTR-00251	IX
ENTR-00252	IY
ENTR-00253	IZ
ENTR-00254	JA
ENTR-00255	JB
ENTR-00256	JC
ENTR-00257	JD
ENTR-00258	JE
ENTR-00259	JF
ENTR-00260	JG
ENTR-00261	JH
ENTR-00262	JI
ENTR-00263	JJ
ENTR-00264	JK
ENTR-00265	JL
ENTR-00266	JM
ENTR-00267	JN
ENTR-00268	JO
ENTR-00269	JP
ENTR-00270	jq
ENTR-00271	JR
ENTR-00272	JS
ENTR-00273	JT
ENTR-00274	JV
ENTR-00275	JW
ENTR-00276	JX
ENTR-00277	JY
ENTR-00278	JZ
ENTR-00279	KA
ENTR-00280	KB
ENTR-00281	KC
ENTR-00282	KD
ENTR-00283	KE
ENTR-00284	KF
ENTR-00285	KG
ENTR-00286	KH
ENTR-00287	KI
ENTR-00288	KJ
ENTR-00289	KK
ENTR-00290	KL
ENTR-00291	KM
ENTR-00292	KN
ENTR-00293	KO
ENTR-00294	KP
ENTR-00295	KQ
ENTR-00296	KR
ENTR-00297	KS
ENTR-00298	KT
ENTR-00299	KV
ENTR-00300	KW
ENTR-00301	KX
ENTR-00302	KY
ENTR-00303	KZ
ENTR-00304	LA
ENTR-00305	LB
ENTR-00306	LC
ENTR-00307	LD
ENTR-00308	LE
ENTR-00309	LF
ENTR-00310	LG
ENTR-00311	LH
ENTR-00312	LI
ENTR-00313	LJ
ENTR-00314	LK
ENTR-00315	LL
ENTR-00316	LM
ENTR-00317	LN
ENTR-00318	LO
ENTR-00319	LP
ENTR-00320	LQ
ENTR-00321	LR
ENTR-00322	LS
ENTR-00323	LT
ENTR-00324	LV
ENTR-00325	LW
ENTR-00326	LX
ENTR-00327	LY
ENTR-00328	LZ
ENTR-00329	MA
ENTR-00330	MB
ENTR-00331	MC
ENTR-00332	MD
ENTR-00333	ME
ENTR-00334	MF
ENTR-00335	MG
ENTR-00336	MH
ENTR-00337	MI
ENTR-00338	MJ
ENTR-00339	MK
ENTR-00340	ML
ENTR-00341	MM
ENTR-00342	MN
ENTR-00343	MO
ENTR-00344	MP
ENTR-00345	MQ
ENTR-00346	MR
ENTR-00347	MS
ENTR-00348	MT
ENTR-00349	MV
ENTR-00350	MW
ENTR-00351	MX
ENTR-00352	MY
ENTR-00353	MZ
ENTR-00354	NA
ENTR-00355	NB
ENTR-00356	NC
ENTR-00357	ND
ENTR-00358	NE
ENTR-00359	NF
ENTR-00360	NG
ENTR-00361	NH
ENTR-00362	NI
ENTR-00363	NJ
ENTR-00364	NK
ENTR-00365	NL
ENTR-00366	NM
ENTR-00367	NN
ENTR-00368	NO
ENTR-00369	NP
ENTR-00370	NQ
ENTR-00371	NR
ENTR-00372	NS
ENTR-00373	NT
ENTR-00374	NV
ENTR-00375	NW
ENTR-00376	NX
ENTR-00377	NY
ENTR-00378	NZ
ENTR-00379	OA
ENTR-00380	OB
ENTR-00381	OC
ENTR-00382	OD
ENTR-00383	OE
ENTR-00384	OF
ENTR-00385	OG
ENTR-00386	OH
ENTR-00387	OI
ENTR-00388	OJ
ENTR-00389	OK
ENTR-00390	OL
ENTR-00391	OM
ENTR-00392	ON
ENTR-00393	OO
ENTR-00394	OP
ENTR-00395	OQ
ENTR-00396	OR
ENTR-00397	OS
ENTR-00398	OT
ENTR-00399	OV
ENTR-00400	OW
ENTR-00401	OX
ENTR-00402	OY
ENTR-00403	OZ
ENTR-00404	PA
ENTR-00405	PB
ENTR-00406	PC
ENTR-00407	PD
ENTR-00408	PE
ENTR-00409	PF
ENTR-00410	PG
ENTR-00411	PH
ENTR-00412	PI
ENTR-00413	PJ
ENTR-00414	PK

THIS DRAWING AND SPECIFICATIONS SHALL BE THE PROPERTY OF THE COMPANY. IT IS TO BE USED ONLY FOR THE MANUFACTURE OF THE PARTS SPECIFIED THEREIN. IT IS TO BE KEPT IN THE COMPANY'S OFFICE AND NOT TO BE LOANED, REPRODUCED, COPIED, OR IN ANY MANNER DISSEMINATED OUTSIDE THE COMPANY.

WIRE TABLE						
ITEM NO.	AWG	COLOR	FROM		TO	
			CONN	TERM	CONN	TERM
1	18	BLU	P1	POINT 1	PWR BD #11	SOLDER
		BLK	P1	POINT 2	PWR BD #6	
		GRY/RED	P1	POINT 3	PWR BD #9	
		BLK	P1	POINT 4	PWR BD #5	
		RED	P1	POINT 5	PWR BD #12	
2		ORN	P2	POINT 1	PWR BD #4	
		BLK	P2	POINT 2	PWR BD #7	
		GRY/RED	P2	POINT 3	PWR BD #10	
	18	BLK	P2	POINT 4	PWR BD #8	
3	14	RED	P3	ITEM 7	PWR BD #13	13 IN ±.25
4	14	BLK	P5	ITEM 7	PWR BD #2	7 IN ±.25
5	14	ORN	P4	ITEM 7	PWR BD #1	11 IN ±.25
4	14	BLK	P6	ITEM 7	PWR BD #3	SOLDER 9 IN ±.25

- NOTES:
1. STRIP LENGTH FOR ITEMS 3, 4 & 5 ARE TO BE .16 LONG.
  2. THE BLACK WIRES ON P1 & P2 CAN BE INTERCHANGED BETWEEN POINTS 5, 6, 7, & 8 ON THE POWER BOARD.
  3. INK STAMP ASS'Y NO. 7010718 IN FIGURES, 13 HIGH WHERE SHOWN.



QTY	DESCRIPTION	DRAWN PART NO.	ITEM NO.
4	CONN, SOLDERLESS	9007928-00	7
1	POWER SUPPLY BOARD, RXØ1	0-C5-541398-0-1	6
4	WIRE, #14 AWG, IPVC, ORANGE	9107370-33	5
4	WIRE, #14 AWG, IPVC, BLACK	9107370-00	4
4	WIRE, #14 AWG, IPVC, RED	9107370-22	3
1	HARNESS, DISK CONTROL BOARD	0-1A-7010853-0-0	2
1	HARNESS, READ/WRITE BOARD	0-1A-7010854-0-0	1

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES	
APPLIC. OF ACCURACY	FRAC. DEC. EQUIV.
SURFACE QUALITY	FINISH
QUANTITY & VARIATION	DISPERSION

THIRD ANGLE PROJECTION

REMOVE BURRS AND BREAK SHARP CORNERS

DO NOT SCALE DIMS

MATERIAL SEE PARTS LIST

FINISH

DRN. T. OLSON 1.28.75

CHK'D. J. H. [Signature]

ENG. [Signature]

PROD. ENGR. [Signature]

PROD. [Signature]

NEXT HIGHER ASSY.

FIRST USED ON H771

TITLE RXØ1 POWER BOARD ASS'Y

MATERIAL E-UA-H771-0-0

SCALE 1/1

SHEET 1 OF 1

REV. B


REV.	DATE	BY	CHK'D.	DESCRIPTION
A	12/1/75	T. OLSON	J. H. [Signature]	ISSUED FOR PRODUCTION
B	2/27/76	B. HAZEN	[Signature]	REVISED

D AD 7010718-0-0



"THIS DRAWING AND SPECIFICATIONS, WHEN AS THE PROPERTY OF GENERAL ELECTRIC COMPANY, SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION OF GENERAL ELECTRIC COMPANY."

CS 5411398-0-1



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	RXOI POWER SUPPLY	SIZE CODE	D CS	NUMBER	5411398-0-1	REV.	C
SCALE	1:1	SHEET	2	OF	2	CHG.	

CS 5411398-0-1 C

