



- NOTES:
 1. DRAWING DEPICTS MC81-B
 2. FOR MC81-A REMOVE
 G228 IN LOCATION A37
 3. SIGNAL NAMES INDICATE
 ASSERTED STATES FOR HIGH (H)
 LEVELS PER DEC STD 054

D-BS-MC81-0-2 Inhibit Drivers





- NOTES:
 1. DRAWING DEPICTS MC81-A
 2. FOR MC81-B, G611 A
 LOCATION CD29 S
 REPLACED WITH A G612
 3. SIGNAL NAMES INDICATE
 ASSERTED STATES FOR HIGH (H)
 LEVELS PER DEC STD 054

D-BS-MC81-0-3 X Axis Selection




NOTE:
 * DWG DEPICTS MM81A FOR MM81B, G611 IN LOCAT ON CD15 IS REPLACED WITH A G612.
 SIGNAL NAMES INDICATE ASSERTED STATES FOR HIGH (H) , _LEVELS PER DEC STD C54






D-BS-MM8I-A-2 Sense Amplifiers and Inhibit Drivers



NOTE
 * 6611 IN LOCATION CD22 REPLACE
 6612 IF MP81 IS INSTALLED.
 2. SIGNAL NAMES INDICATE ASSERTED
 STATES FOR HIGH(H) LEVELS PER SEC
 STD 054




- A28 D28
- D2 D2 EA 0 (1)
 - E2 E2 EA 1 (1)
 - H2 H2 EA 2 (1)
 - K2 K2 BMA 00 (1)
 - M2 M2 BMA 01 (1)
 - P2 P2 BMA 02 (1)
 - S2 S2 BMA 03 (1)
 - T2 T2 BMA 04 (1)
 - V2 V2 BMA 05 (1)


- A29 D29
- D2 D2 BMA 06 (1)
 - E2 E2 BMA 07 (1)
 - H2 H2 BMA 08 (1)
 - K2 K2 BMA 09 (1)
 - M2 M2 BMA 10 (1)
 - P2 P2 BMA 11 (1)
 - S2 S2 BMB 00 (0)
 - T2 T2 BMB 01 (0)
 - V2 V2 BMB 02 (0)

- A30 D30
- D2 D2 BMB 03 (0)
 - E2 E2 BMB 04 (0)
 - H2 H2 BMB 05 (0)
 - K2 K2 BMB 06 (0)
 - M2 M2 BMB 07 (0)
 - P2 P2 BMB 08 (0)
 - S2 S2 BMB 09 (0)
 - T2 T2 BMB 10 (0)
 - V2 V2 BMB 11 (0)

NOTE
 * 6611 IN LOCATION
 CD22 REPLACE WITH
 GE12 IF MPST1 IS INSTALLED.




* NOTE:
 DWG DEPICTS MM8IB.
 FOR MM8IB WITHOUT PARITY
 REMOVE G228 IN LOCATION A23.
 SIGNAL NAMES INDICATE
 ASSERTED STATES FOR
 HIGH (H) LEVELS PER DEC
 STD O54



- NOTES:
1. DRAWING DEPICTS MC81-A
 2. FOR MC81-B, 6611 IN LOCATION CD29: S REPLACED WITH A 6612
 3. SIGNAL NAMES INDICATE ASSERTED STATES FOR HIGH (H) LEVELS PER DEC. STD 054

D-BS-MM81-B-2 X Axis Selection, Field 1



NOTE
 * DWG DEPICTS MM8IA.
 FOR MM8IB, 661 IN LOCATION
 CD'5 IS REPLACED WITH A 66 2.
 SIGNAL NAMES INDICATE ASSERTED
 STATES FOR HIGH (H) LEVELS
 PER DEC STD 054

8 7 6 5 4 3 2 1

D

D

C

C


B

B


A

A


NOTE:
SIGNAL NAMES INDICATE ASSERTED STATES
FOR HIGH LEVELS PER DEC STD 054




8 7 6 5 4 3 2 1



NOTE:
 SIGNAL NAMES
 INDICATE ASSERTED
 STATES FOR HIGH(H)
 LEVELS PER DEC
 STD 054






NOTE:
SIGNAL NAMES INDICATE
ASSERTED STATES FOR HIGH (H)
LEVELS PER DEC STD 054


THE FOLLOWING CONFIGURATIONS OF THE REAL TIME CLOCK OPTION ARE POSSIBLE:

OPTION TYPE	DESCRIPTION	MODULES	LOCATION
KWBIA	LINE FREQUENCY INTERRUPT	M708 M501	H30 J30
		CLOCK TRANSFORMER	FAN BRACKET#
KWBIB	VARIABLE CLOCK INTERRUPT	M708 M401	H30 J30
KWBIC	CRYSTAL CLOCK INTERRUPT	M708 M405	H30 J30
KWBID	KWBIA WITH PRESET AND READOUT	M708 M709 M501	H30 HJ31 J30
		CLOCK TRANSFORMER	FAN BRACKET*
KWBIE	KWBIB WITH PRESET AND READOUT	M708 M709 M401	H30 HJ31 J30
KWBIF	KWBIC WITH PRESET AND READOUT	M708 M709 M405	H30 HJ31 J30


* MTG & WIRING INFORMATION ON PRINT *D-UA-KWBI-0-0




D-BS-KW81-0-2 Clock Control M708




D-BS-KW81-0-3 Clock Counter M709




D-FD-8I-0-1 Flow Diagram (Sheet 1)







NOTE:
 1. SIGNAL NAMES INDICATE ASSERTED STATES FOR HIGH LEVELS PER DEC STD 054.
 2. FOR KABI THE I/O STROBE DELAY LINE TAP IS CHANGED FROM PIN F12T2 TO F12V2 TO INCREASE DELAY TO 0.5μS.


D-BS-81-0-2 Timing Manual Functions and Run (Sheet 1)






D-BS-8I-0-4 Register Output Gate Control








NOTE:
SIGNAL NAMES INDICATE
ASSERTED STATES FOR HIGH (H)
LEVELS PER DEC STD 054




D-BS-8I-0-8 Major Registers












D-BS-8I-0-9 Major Registers Gating (Sheet 4)




NOTES:
 1. FOR KABI SUBSTITUTE
 D-BS-KABI-0-1 FOR THIS PRINT
 2. SIGNAL NAMES INDICATE ASSERTED STATES
 FOR HIGH (H) LEVELS PER DEC STD 054

NOTE
SIGNAL NAMES INDICATE
ASSERTED STATES FOR HIGH (H)
LEVELS PER DEC STD 054









** USED WITH MP81
 * USE G020 ONLY IF MC81 IS NOT INSTALLED

NOTE:
 SIGNAL NAMES INDICATE
 ASSERTED STATES FOR
 HIGH (H) LEVELS PER DEC
 STD.054




NOTES:
 1 * 6611 IN CD36 IS REPLACED WITH A 6612 IF MP8I IS INSTALLED
 2 SIGNAL NAMES INDICATE ASSERTED STATES FOR HIGH(H) LEVELS PER DEC STD 054


D-BS-8I-0-15 X Axis Selection



- NOTES:
- 1 *6611 IN CD36 IS REPLACED WITH A 6612 IF MP8 I IS INSTALLED
 - 2 SIGNAL NAMES INDICATE ASSERTED STATES FOR HIGH (H) LEVELS PER DEC STD 054



UNLESS OTHERWISE INDICATED:
 TRANSISTORS ARE DEC2894-3B
 CAPACITORS ARE 5%
 RESISTORS ARE 1/4W, 5%
 C12 & C13 ARE DEC174N AC GND
 PIN 14 ON EACH IC = AA +5V
 R32 IS 1/2W, 1%, 50% PPM
 R33 IS 1/2W, 1%, 25% PPM
 R37, R39, R41 & R43 ARE 1/8W, 1%, 25% PPM
 R46, R47, R49 & R50 ARE .3W, 0.1%, 5% PPM
 Q16 THRU Q20 ARE SELECTED SILVER DOT



UNLESS OTHERWISE INDICATED:
 E6, E7, E8, E16 ARE DEC7474N
 E5 IS DEC7400N
 E3 & E4 ARE DEC7460N
 E1, E2, E12, E13, E14, E16, E17, E18 ARE DEC7463N
 E11 IS DEC7482N
 PIN 7 ON EACH IC EXCEPT E10 = GND
 PIN 11 ON E10 = +5V
 PIN 14 ON EACH IC EXCEPT E10 = +5V
 PIN 4 ON E10 = +5V
 RESISTORS ARE 1/4W; 10%
 CAPACITORS ARE .01 MFD, 35V, 20%
 E9 & E10 ARE DEC7440N

