

DIGITAL EQUIPMENT CORPORATION		MAYNARD, MASSACHUSETTS		ENGINEERING SPECIFICATION		DATE 18 July 77	
ENGINEERING SPECIFICATION							
MSS-C 32K PDP-8 MOS MEMORY ENGINEERING SPECIFICATION							
REVISIONS							
REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE	





ENG. <i>Bill Eard</i>	APPD <i>J. J. ...</i>	SIZE CODE A	NUMBER MSS-C-2	REV
DEC FORM NO. EN-01025-16-0370-1001	DIA 108			SHEET 1 OF 7

ENGINEERING SPECIFICATION		CONTINUATION SHEET		
MSS-C 32K PDP-8 MOS MEMORY ENGINEERING SPECIFICATION				
<p>TITLE MSS-C 32K PDP-8 MOS MEMORY ENGINEERING SPECIFICATION</p> <p>GENERAL DESCRIPTION: The MSB-C is a 32K X 12 MOS memory using 4096 bit MOS RAM's, packaged on a standard hex module and designed to interface to the PDP-8 OMNIBUS. It requires +5 and -15 Volts.</p> <p>DETAILED SPECIFICATIONS</p> <p>PACKAGING: DEC standard hex module. Multilayer printed circuit board with inner layers distributing the +12V, +5V, -5V and ground. The module has a standard metal handle with retractors.</p> <p>ADDRESS SPACE: May be 16K or 32K by 12 bits. For any of these options, the address space may be programmed by a dip switch to start on any 16K boundary from 0 to 128K. The memory size is programmed by a machine insertable jumper.</p> <p>STORAGE DEVICE: The MSB-C uses the 16 pin, address multiplexed, dynamic 4096 bit MOS RAM as the storage device.</p> <p>INTERFACE: The control logic is designed to provide complete timing for the RAM's. Connections are made on Connectors A thru E as outlined in Table I. It will perform Fetch, Defer and Execute cycles in accordance with the OMNIBUS specification. In addition, the logic will perform refresh cycles, every 13.5 usec synchronized to be hidden in between the Read and Write half of any cycle. The control, to insure data integrity, forces asynchronous refresh cycles if the processor timing is halted due to a halt or an I/O stall.</p> <p>Refresh is resynchronized with the processor by the use of the MTS Stall line. The processor timing is stalled at TPI from 0 to 500 nsec on restart.</p> <p>ROM ADRS L allows a ROM to overlay memory locations. The control performs a memory cycle but no data is put on the MD bus.</p> <p>SOURCE H is used as the memory go signal and also is used to clear the MD bus at the start of a Fetch, Defer or Execute cycle.</p> <p>The control requires initialization upon power up which is done by a positive transition on the POWER OK H line. The memory is ready for operation a maximum of 2.5 msec after POWER OK H. The memory is volatile so if power is lost, the memory data is lost.</p> <p>The memory requires +5V, -15V and Ground to operate. The memory array requires +12V, -5V, +5V and Ground to operate. The module generates -5V from -15V through a fixed regulator. The +12V is generated from +5 through a switching regulator. The least significant bit of the refresh counter alternately drives a pair of transistors switches connected to a 1:3 step up transformer. The voltage on the secondary is rectified and put into a fixed 12V regulator. The drive transistors are controlled to not turn on unless the +5V is greater than 3.8V to prevent current surges on the +5 supply.</p>				
DEC FORM NO. EN-01025-16-0370-1001	DIA 108	SIZE CODE A	NUMBER MSS-C-2	REV
				SHEET 2 OF 7

ENGINEERING SPECIFICATION		CONTINUATION SHEET																									
MSS-C 32K PDP-8 MOS MEMORY ENGINEERING SPECIFICATION																											
<p>They also are turned off if the -5V supply falls below -3V to protect the MOS RAM's. An inductor and a pair of capacitors between the transformer center taps and +5V prevents switching noise from being injected onto the +5V supply lines. DAI and EPI are the -5V margin and +12V margin control pins. Supplying a bi-directional voltage to these pins allows margining of the array during manufacturing test.</p> <p>Both the -5V and the +12V supplies start automatically upon power up. Asynchronous refresh is also started automatically upon power up.</p> <p>All MA and ENA lines are terminated with a clamp diode to prevent undershoot. BANK SEL 0L thru BANK SEL 3L are pulled up to +5 by a 10K resistors since they are unterminated in systems not extended beyond 32K.</p> <p>For manufacturing margining purposes, nodes in two resistor networks determining RAM timing are brought through buffer resistors to pins AA1 and BA1, T MARGIN 1 and T MARGIN 2.</p> <p>Test points from the board position switches are brought to the E connector for manufacturing test, as is a refresh disable line, EA1, and the refresh oscillator output, DB1.</p> <p>Four test points are brought to the connectors for the purpose of adjusting the internal timing on the module. They are TRAS L at CA1, TMUX L at AB1, TDSTBIL at BB1 and LOCKOUT L at CB1. These timing adjustments are made at module test.</p> <p>POWER: The memory requires +5V ± 5% and -15V ± 10% inclusive of all aberrations. The current required for operating and standby is shown below, assuming a maximum operating frequency of .83 MHz.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th rowspan="2"></th> <th colspan="2">16K</th> <th colspan="2">32K</th> </tr> <tr> <th>OPERATE</th> <th>STANDBY</th> <th>OPERATE</th> <th>STANDBY</th> </tr> </thead> <tbody> <tr> <td>+5V</td> <td>TYP 2.3 A</td> <td>MAX 3.3 A</td> <td>TYP 1.7 A</td> <td>MAX 2.6 A</td> </tr> <tr> <td>-15V</td> <td>TYP .05A</td> <td>MAX .07A</td> <td>TYP .05A</td> <td>MAX .07A</td> </tr> <tr> <td>TOTAL WATTS</td> <td>12.3 W</td> <td>17.6 W</td> <td>9.3 W</td> <td>14.1 W</td> </tr> </tbody> </table> <p>SPEED: The access time assumes that no stall has occurred and is measured from SOURCE H to memory data on the MD lines.</p> <p>Taccess: 265 nsec Max 265 nsec Typ</p> <p>Tcycle: 1.2 usec Max Fetch Cycle 1.4 usec Max Execute Cycle</p>					16K		32K		OPERATE	STANDBY	OPERATE	STANDBY	+5V	TYP 2.3 A	MAX 3.3 A	TYP 1.7 A	MAX 2.6 A	-15V	TYP .05A	MAX .07A	TYP .05A	MAX .07A	TOTAL WATTS	12.3 W	17.6 W	9.3 W	14.1 W
	16K		32K																								
	OPERATE	STANDBY	OPERATE	STANDBY																							
+5V	TYP 2.3 A	MAX 3.3 A	TYP 1.7 A	MAX 2.6 A																							
-15V	TYP .05A	MAX .07A	TYP .05A	MAX .07A																							
TOTAL WATTS	12.3 W	17.6 W	9.3 W	14.1 W																							
DEC FORM NO. EN-01025-16-0370-1001	DIA 108	SIZE CODE A	NUMBER MSS-C-2	REV																							
				SHEET 3 OF 7																							

ENGINEERING SPECIFICATION		CONTINUATION SHEET																																																						
MSS-C 32K PDP-8 MOS MEMORY ENGINEERING SPECIFICATION																																																								
<p>MTBF: Calculated by DEC Part Count method using F = .5%/1000 Hours for Ground Fixed MOS RAM and F = .3%/1000 Hours for Ground Benign.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th></th> <th>GROUND BENIGN</th> <th>GROUND FIXED</th> </tr> </thead> <tbody> <tr> <td>16K X 12</td> <td>48.3K Hours</td> <td>23.4K Hours</td> </tr> <tr> <td>32K X 12</td> <td>28.5K Hours</td> <td>15.0K Hours</td> </tr> </tbody> </table> <p>ADJUSTMENTS: The internal memory timing is adjusted at module test by the removal or insertion of a resistor in the timing generators.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th>TRASL</th> <th>To</th> <th>THUXL</th> <th>To</th> </tr> </thead> <tbody> <tr> <td>CA1</td> <td>25nsec ≤ T_D ≤ 45nsec</td> <td>AB1</td> <td>OK</td> </tr> <tr> <td></td> <td>T_D ≤ 25 nsec</td> <td></td> <td>Insert R100</td> </tr> <tr> <td>TRASL</td> <th>To</th> <th>TDSTBIL</th> <th>To</th> </tr> <tr> <td>CA1</td> <td>200nsec ≤ T_D ≤ 220nsec</td> <td>BB1</td> <td>OK</td> </tr> <tr> <td></td> <td>T_D > 220nsec</td> <td></td> <td>Cut R92 Out</td> </tr> <tr> <td></td> <td>T_D ≤ 200nsec</td> <td></td> <td>Insert R140</td> </tr> <tr> <td>TRASL</td> <th>To</th> <th>LOCKOUT L</th> <th>To</th> </tr> <tr> <td>CA1</td> <td>130nsec ≤ T_D ≤ 150nsec</td> <td>CB1</td> <td>OK</td> </tr> <tr> <td></td> <td>T_D > 150nsec</td> <td></td> <td>Insert R88</td> </tr> <tr> <td></td> <td>T_D ≤ 130nsec</td> <td></td> <td>Cut R87 Out</td> </tr> </tbody> </table> <p>MARGINS: The memory should operate with all permutations of +5 ± 5% and -15V ± 10% with any program and stored content. It should also run at +5V and -15V with Pins AA1 and BA1 tied to any voltage source between ground and +5V, with any program and stored contents.</p>					GROUND BENIGN	GROUND FIXED	16K X 12	48.3K Hours	23.4K Hours	32K X 12	28.5K Hours	15.0K Hours	TRASL	To	THUXL	To	CA1	25nsec ≤ T _D ≤ 45nsec	AB1	OK		T _D ≤ 25 nsec		Insert R100	TRASL	To	TDSTBIL	To	CA1	200nsec ≤ T _D ≤ 220nsec	BB1	OK		T _D > 220nsec		Cut R92 Out		T _D ≤ 200nsec		Insert R140	TRASL	To	LOCKOUT L	To	CA1	130nsec ≤ T _D ≤ 150nsec	CB1	OK		T _D > 150nsec		Insert R88		T _D ≤ 130nsec		Cut R87 Out
	GROUND BENIGN	GROUND FIXED																																																						
16K X 12	48.3K Hours	23.4K Hours																																																						
32K X 12	28.5K Hours	15.0K Hours																																																						
TRASL	To	THUXL	To																																																					
CA1	25nsec ≤ T _D ≤ 45nsec	AB1	OK																																																					
	T _D ≤ 25 nsec		Insert R100																																																					
TRASL	To	TDSTBIL	To																																																					
CA1	200nsec ≤ T _D ≤ 220nsec	BB1	OK																																																					
	T _D > 220nsec		Cut R92 Out																																																					
	T _D ≤ 200nsec		Insert R140																																																					
TRASL	To	LOCKOUT L	To																																																					
CA1	130nsec ≤ T _D ≤ 150nsec	CB1	OK																																																					
	T _D > 150nsec		Insert R88																																																					
	T _D ≤ 130nsec		Cut R87 Out																																																					
DEC FORM NO. EN-01025-16-0370-1001	DIA 108	SIZE CODE A	NUMBER MSS-C-2	REV																																																				
				SHEET 4 OF 7																																																				

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1977, DIGITAL EQUIPMENT CORPORATION"



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	(TIM B) PDP8 MOS MEMORY	SIZE CODE	D 33	NUMBER	M8417-0-1	REV.	E
SCALE	NONE	SHEET	2 OF 14	DIST.			

