

PROPERTY OF DIGITAL EQUIP



KL8-J
Engineering Drawings
Digital Equipment Corporation

The material herein is for information purposes only and is subject to change without notice. Digital Equipment Corporation assumes no responsibility for any errors which may appear herein.



These drawings and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

Copyright © 1975, Digital Equipment Corporation

1 2 3 4 5 6 7 8

NOTES:
 1. IS-1163 (60-0) MAY BE USED IN PLACE OF 7-15-1112 (1000).
 2. FORWARDING UNIT OPERATIONS ARE CONTROLLED BY 5'S FROM EXTERNALS.
 (REFERENCE PAGER OPTION PAGE)

DEVICE CODE & SPEED SELECTION
 (COMMON INDICATE OPERATIONS)
 THE EXAMPLES ARE GIVEN IN THE DEVICE CODE - AT THE INDICATED SPEEDS (100 WPM)



JUMPER DEFINITIONS
 STOP - STOP BITS
 START - START BITS
 MODE - MODE BITS
 PARITY - PARITY BITS
 EVEN - EVEN PARITY
 ODD - ODD PARITY
 10 - 10 WPM
 20 - 20 WPM
 30 - 30 WPM
 40 - 40 WPM
 50 - 50 WPM
 60 - 60 WPM
 70 - 70 WPM
 80 - 80 WPM
 90 - 90 WPM
 100 - 100 WPM

DATA BITS
 0 1 2 3 4 5 6 7 8 9
 IN IN IN IN IN IN IN IN IN IN
 OUT OUT OUT OUT OUT OUT OUT OUT OUT OUT

IC 1000	1000	1000	1000
IC 1001	1001	1001	1001
IC 1002	1002	1002	1002
IC 1003	1003	1003	1003
IC 1004	1004	1004	1004
IC 1005	1005	1005	1005
IC 1006	1006	1006	1006
IC 1007	1007	1007	1007
IC 1008	1008	1008	1008
IC 1009	1009	1009	1009
IC 1010	1010	1010	1010
IC 1011	1011	1011	1011
IC 1012	1012	1012	1012
IC 1013	1013	1013	1013
IC 1014	1014	1014	1014
IC 1015	1015	1015	1015
IC 1016	1016	1016	1016
IC 1017	1017	1017	1017
IC 1018	1018	1018	1018
IC 1019	1019	1019	1019
IC 1020	1020	1020	1020
IC 1021	1021	1021	1021
IC 1022	1022	1022	1022
IC 1023	1023	1023	1023
IC 1024	1024	1024	1024
IC 1025	1025	1025	1025
IC 1026	1026	1026	1026
IC 1027	1027	1027	1027
IC 1028	1028	1028	1028
IC 1029	1029	1029	1029
IC 1030	1030	1030	1030
IC 1031	1031	1031	1031
IC 1032	1032	1032	1032
IC 1033	1033	1033	1033
IC 1034	1034	1034	1034
IC 1035	1035	1035	1035
IC 1036	1036	1036	1036
IC 1037	1037	1037	1037
IC 1038	1038	1038	1038
IC 1039	1039	1039	1039
IC 1040	1040	1040	1040
IC 1041	1041	1041	1041
IC 1042	1042	1042	1042
IC 1043	1043	1043	1043
IC 1044	1044	1044	1044
IC 1045	1045	1045	1045
IC 1046	1046	1046	1046
IC 1047	1047	1047	1047
IC 1048	1048	1048	1048
IC 1049	1049	1049	1049
IC 1050	1050	1050	1050
IC 1051	1051	1051	1051
IC 1052	1052	1052	1052
IC 1053	1053	1053	1053
IC 1054	1054	1054	1054
IC 1055	1055	1055	1055
IC 1056	1056	1056	1056
IC 1057	1057	1057	1057
IC 1058	1058	1058	1058
IC 1059	1059	1059	1059
IC 1060	1060	1060	1060
IC 1061	1061	1061	1061
IC 1062	1062	1062	1062
IC 1063	1063	1063	1063
IC 1064	1064	1064	1064
IC 1065	1065	1065	1065
IC 1066	1066	1066	1066
IC 1067	1067	1067	1067
IC 1068	1068	1068	1068
IC 1069	1069	1069	1069
IC 1070	1070	1070	1070
IC 1071	1071	1071	1071
IC 1072	1072	1072	1072
IC 1073	1073	1073	1073
IC 1074	1074	1074	1074
IC 1075	1075	1075	1075
IC 1076	1076	1076	1076
IC 1077	1077	1077	1077
IC 1078	1078	1078	1078
IC 1079	1079	1079	1079
IC 1080	1080	1080	1080
IC 1081	1081	1081	1081
IC 1082	1082	1082	1082
IC 1083	1083	1083	1083
IC 1084	1084	1084	1084
IC 1085	1085	1085	1085
IC 1086	1086	1086	1086
IC 1087	1087	1087	1087
IC 1088	1088	1088	1088
IC 1089	1089	1089	1089
IC 1090	1090	1090	1090
IC 1091	1091	1091	1091
IC 1092	1092	1092	1092
IC 1093	1093	1093	1093
IC 1094	1094	1094	1094
IC 1095	1095	1095	1095
IC 1096	1096	1096	1096
IC 1097	1097	1097	1097
IC 1098	1098	1098	1098
IC 1099	1099	1099	1099
IC 1100	1100	1100	1100

IC PIN LOCATIONS
 GRID 3 5V
 GRID 4 5V
 GRID 5 5V
 GRID 6 5V
 GRID 7 5V
 GRID 8 5V
 GRID 9 5V
 GRID 10 5V
 GRID 11 5V
 GRID 12 5V
 GRID 13 5V
 GRID 14 5V
 GRID 15 5V
 GRID 16 5V
 GRID 17 5V
 GRID 18 5V
 GRID 19 5V
 GRID 20 5V
 GRID 21 5V
 GRID 22 5V
 GRID 23 5V
 GRID 24 5V
 GRID 25 5V
 GRID 26 5V
 GRID 27 5V
 GRID 28 5V
 GRID 29 5V
 GRID 30 5V
 GRID 31 5V
 GRID 32 5V
 GRID 33 5V
 GRID 34 5V
 GRID 35 5V
 GRID 36 5V
 GRID 37 5V
 GRID 38 5V
 GRID 39 5V
 GRID 40 5V
 GRID 41 5V
 GRID 42 5V
 GRID 43 5V
 GRID 44 5V
 GRID 45 5V
 GRID 46 5V
 GRID 47 5V
 GRID 48 5V
 GRID 49 5V
 GRID 50 5V
 GRID 51 5V
 GRID 52 5V
 GRID 53 5V
 GRID 54 5V
 GRID 55 5V
 GRID 56 5V
 GRID 57 5V
 GRID 58 5V
 GRID 59 5V
 GRID 60 5V
 GRID 61 5V
 GRID 62 5V
 GRID 63 5V
 GRID 64 5V
 GRID 65 5V
 GRID 66 5V
 GRID 67 5V
 GRID 68 5V
 GRID 69 5V
 GRID 70 5V
 GRID 71 5V
 GRID 72 5V
 GRID 73 5V
 GRID 74 5V
 GRID 75 5V
 GRID 76 5V
 GRID 77 5V
 GRID 78 5V
 GRID 79 5V
 GRID 80 5V
 GRID 81 5V
 GRID 82 5V
 GRID 83 5V
 GRID 84 5V
 GRID 85 5V
 GRID 86 5V
 GRID 87 5V
 GRID 88 5V
 GRID 89 5V
 GRID 90 5V
 GRID 91 5V
 GRID 92 5V
 GRID 93 5V
 GRID 94 5V
 GRID 95 5V
 GRID 96 5V
 GRID 97 5V
 GRID 98 5V
 GRID 99 5V
 GRID 100 5V

QTY	REF DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
1	100	RES 1/4W 10K	100-10K	1
1	101	RES 1/4W 100K	100-100K	2
1	102	RES 1/4W 1M	100-1M	3
1	103	RES 1/4W 10M	100-10M	4
1	104	RES 1/4W 100M	100-100M	5
1	105	RES 1/4W 1K	100-1K	6
1	106	RES 1/4W 10K	100-10K	7
1	107	RES 1/4W 100K	100-100K	8
1	108	RES 1/4W 1M	100-1M	9
1	109	RES 1/4W 10M	100-10M	10
1	110	RES 1/4W 100M	100-100M	11
1	111	RES 1/4W 1K	100-1K	12
1	112	RES 1/4W 10K	100-10K	13
1	113	RES 1/4W 100K	100-100K	14
1	114	RES 1/4W 1M	100-1M	15
1	115	RES 1/4W 10M	100-10M	16
1	116	RES 1/4W 100M	100-100M	17
1	117	RES 1/4W 1K	100-1K	18
1	118	RES 1/4W 10K	100-10K	19
1	119	RES 1/4W 100K	100-100K	20
1	120	RES 1/4W 1M	100-1M	21
1	121	RES 1/4W 10M	100-10M	22
1	122	RES 1/4W 100M	100-100M	23
1	123	RES 1/4W 1K	100-1K	24
1	124	RES 1/4W 10K	100-10K	25
1	125	RES 1/4W 100K	100-100K	26
1	126	RES 1/4W 1M	100-1M	27
1	127	RES 1/4W 10M	100-10M	28
1	128	RES 1/4W 100M	100-100M	29
1	129	RES 1/4W 1K	100-1K	30
1	130	RES 1/4W 10K	100-10K	31
1	131	RES 1/4W 100K	100-100K	32
1	132	RES 1/4W 1M	100-1M	33
1	133	RES 1/4W 10M	100-10M	34
1	134	RES 1/4W 100M	100-100M	35
1	135	RES 1/4W 1K	100-1K	36
1	136	RES 1/4W 10K	100-10K	37
1	137	RES 1/4W 100K	100-100K	38
1	138	RES 1/4W 1M	100-1M	39
1	139	RES 1/4W 10M	100-10M	40
1	140	RES 1/4W 100M	100-100M	41
1	141	RES 1/4W 1K	100-1K	42
1	142	RES 1/4W 10K	100-10K	43
1	143	RES 1/4W 100K	100-100K	44
1	144	RES 1/4W 1M	100-1M	45
1	145	RES 1/4W 10M	100-10M	46
1	146	RES 1/4W 100M	100-100M	47
1	147	RES 1/4W 1K	100-1K	48
1	148	RES 1/4W 10K	100-10K	49
1	149	RES 1/4W 100K	100-100K	50
1	150	RES 1/4W 1M	100-1M	51
1	151	RES 1/4W 10M	100-10M	52
1	152	RES 1/4W 100M	100-100M	53
1	153	RES 1/4W 1K	100-1K	54
1	154	RES 1/4W 10K	100-10K	55
1	155	RES 1/4W 100K	100-100K	56
1	156	RES 1/4W 1M	100-1M	57
1	157	RES 1/4W 10M	100-10M	58
1	158	RES 1/4W 100M	100-100M	59
1	159	RES 1/4W 1K	100-1K	60
1	160	RES 1/4W 10K	100-10K	61
1	161	RES 1/4W 100K	100-100K	62
1	162	RES 1/4W 1M	100-1M	63
1	163	RES 1/4W 10M	100-10M	64
1	164	RES 1/4W 100M	100-100M	65
1	165	RES 1/4W 1K	100-1K	66
1	166	RES 1/4W 10K	100-10K	67
1	167	RES 1/4W 100K	100-100K	68
1	168	RES 1/4W 1M	100-1M	69
1	169	RES 1/4W 10M	100-10M	70
1	170	RES 1/4W 100M	100-100M	71
1	171	RES 1/4W 1K	100-1K	72
1	172	RES 1/4W 10K	100-10K	73
1	173	RES 1/4W 100K	100-100K	74
1	174	RES 1/4W 1M	100-1M	75
1	175	RES 1/4W 10M	100-10M	76
1	176	RES 1/4W 100M	100-100M	77
1	177	RES 1/4W 1K	100-1K	78
1	178	RES 1/4W 10K	100-10K	79
1	179	RES 1/4W 100K	100-100K	80
1	180	RES 1/4W 1M	100-1M	81
1	181	RES 1/4W 10M	100-10M	82
1	182	RES 1/4W 100M	100-100M	83
1	183	RES 1/4W 1K	100-1K	84
1	184	RES 1/4W 10K	100-10K	85
1	185	RES 1/4W 100K	100-100K	86
1	186	RES 1/4W 1M	100-1M	87
1	187	RES 1/4W 10M	100-10M	88
1	188	RES 1/4W 100M	100-100M	89
1	189	RES 1/4W 1K	100-1K	90
1	190	RES 1/4W 10K	100-10K	91
1	191	RES 1/4W 100K	100-100K	

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS

ENGINEERING SPECIFICATION

DATE 9/25/73

TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

REVISIONS

REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE

ENG	Bob Regan	APPD	<i>R. Regan</i>	SIZE	CODE	NUMBER	REV
				A	SP	KLS-JA-1	

DEC 15-1092-1079-0071
DRA 107

1 of 13

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

1.0 Scope

This document specifies the KLS-JA, its use and operating characteristics.

2.0 Applications

The KLS-JA serves as data interface between an Omnibus type PDP8 computer (including PDP8's with EMS-E bus converters) and any asynchronous external device with electrically compatible data leads and one of the many serial data formats available with the KLS-JA.

I/O instruction device codes for the KLS-JA are established at the time of system integration allowing up to seventeen (17) external devices to be interfaced, using KLS-JA's, to one PDP8. (Two device codes are used for each KLS-JA (Switch Selectable)).

The KLS-JA also provides reader control signals for use with LT33DC and LT33DD model teletypes and optionally generates filler characters for use with VT05 terminals.

*Serial Data Format - Transmit and receive speed of device and character configuration, i.e., number of data bits, control bits and parity bits.

3.0 Operation - Functional

The function of the KLS-JA in the simplest terms is to take parallel data presented to it by the CPU, convert it to a serial data format, transmit the character one bit at a time to an external device and vice-versa.

3.1 PDP8/M8655 Operation (Double Buffering)

Data transfers occur between the PDP8's Accumulator (AC) and registers within the M8655. In some earlier asynchronous data interfaces the shift registers which communicate with the external device also serve as communication links between the interface and CPU. When receiving a character, the receive flag would be set when a character had been assembled. The character, however, remained available only

DEC FORM NO DEC 15-1092-1022-0070
DRA 108

SHEET 2 OF 13

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

until the next character began to be assembled. The KLS-JA being double buffered, has an additional register between the receiver shift register and the AC. In this case, a character is assembled in the shift register and transferred to the "receive holding register" at which time the receive flag is set indicating that a character is available. The character remains available to the CPU in the holding register until the next character is completely assembled allowing the program roughly an order of magnitude more time to react to a receive flag and read a character.

In the transmission of data with earlier interfaces, time was lost between the transmission of characters since the shift register had to be completely empty before the transmit flag was set and the next character transmission wouldn't start until the CPU (program) got around to issuing another character. Double buffering in this case ("transmit holding register" between the AC and transmit shift register) eliminates this lost time since the transmit flag is set (indication to the CPU that another character may be issued to the interface) when the holding register to shift register transfer has been made. To maintain full speed transmission of characters, the CPU must only react to the transmit flag within one character time to refill the holding register.

3.2 M8655/External Device Operation & Serial Data Format

3.2.1 Data Leads

Section 2.0 referred to electrically compatible data leads. The KLS-JA provides two types of data leads for different applications: 20 mA and EIA leads (choice is made by cable selection).

The 20 mA circuits represent the binary information as a switch connected to a power source, i.e., switch open = "1", switch closed = "0". The 20 mA data circuits on the M8655 are active. The power source for both the transmit and receive circuits is on the M8655. For an external device to be electrically compatible, its transmit and receive

SIZE	CODE	NUMBER	REV
A	SP	KLS-JA-1	

DEC FORM NO DEC 15-1092-1022-0070
DRA 108

SHEET 3 OF 13

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

circuits must be passive (no power added to the 20mA lines). (More technical information in section 4.5 on cabling.)

The EIA data leads represent binary data as one of two voltage levels. When using these lines, EIA (Electronics Industry Association) specification RS232-C must be adhered to.

3.2.2 Serial Data Format

KLS-JA/external device operation is asynchronous (a character or string of characters may begin at any point in time) and full duplex (transfers may occur in both directions simultaneously).

Where data is transferred serially, all definitions concerning that data are made with respect to time. Baud rate is the rate at which these decisions may be made. (Baud rate is the total possible bits/second.)

A data line may be in one of two states - mark or space. In the idle state (no data being transferred), the line is in the mark state. To signify to the receiving unit that a character is coming, the line changes to the space state for 1/ baud rate seconds (start bit). This is followed by the data (5 to 8 data bits, LSB first). If parity is used, it appears after the most significant bit. This is followed by a return to the idle state which lasts for 1.5 or 2 bit times (stop bit(s)). The next character may occur at any time after that. Following are the character definitions applicable to the KLS-JA.

Transmit Baud Rate - 110, 150, 300, 600, 1200, 2400, 4800, 9600 (Switch Selectable).

Receive Baud Rate - May be set equal to the transmit baud rate or 150 baud (Switch Selectable).

SIZE	CODE	NUMBER	REV
A	SP	KLS-JA-1	

DEC FORM NO DEC 15-1092-1022-0070
DRA 108

SHEET 4 OF 13

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE			
<p>Start Bit - Always 1 per character</p> <p>Data Bits - 5, 6, 7 or 8 (Jumper Selectable)</p> <p>Parity - Even, odd or none (Jumper Selectable) (Parity is inserted after most significant data bit.)</p> <p>Stop Bits - Choice of 1 or 2 for 6, 7 and 8 data bits. Choice of 1 or 1.5 for 5 data bits. (Jumper Selectable)</p>			
3.3 Additional Options			
3.3.1 Error Status Word			
<p>The error status word may be enabled by the insertion of jumper "SWD". Detected are parity, framing and overrun errors (see Programming section).</p>			
3.3.2 Filler Characters - VTJ5			
<p>To operate at speeds above 300 baud, the VTJ5 requires that filler characters be transmitted to it following any line feed character. Insertion of the "FIL" jumper on the M9655 causes four all zero characters to be automatically transmitted to the VTJ5 following every line feed. The transmit flag is not set until the KLS-JA is ready to accept other data.</p>			
3.3.3 Reader Run			
<p>Reader control is provided for operating LT33 teletypes. See Programming section.</p>			
3.3.4 Teletype Filter			
<p>LT33 teletypes require a relatively large filter capacitor across the receiver lines. Installing the "TTY" jumper connects this capacitor.</p>			
SIZE	CODE	NUMBER	REV
A	SP	KLS-JA-1	

DEC FORM NO DEC 16-(1981)-1022-2370
DRA 108

SHEET 5 OF 13

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE			
SERIAL CHARACTER DEFINITION			
Figure 1			
<p>The above example shows a character of one start bit, seven data bits, parity bit and two stop bits. Also shown is the relationship of the error status word to the AC bits.</p>			
SIZE	CODE	NUMBER	REV
A	SP	KLS-JA-1	

DEC FORM NO DEC 16-(1981)-1022-2370
DRA 108

SHEET 6 OF 13

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE			
4.0 Specifications			
4.1 Physical			
<p>The M9655 meets the dimensional requirements for Omnibus type quad modules. Ref. D-MD-7605994 of the PDP8/E/P/M print set.</p>			
4.2 Power Requirements			
<p>From Omnibus - +5V at 1.1 Amps, -15V at 100 mA, +15V at 50 mA.</p> <p>From external device - None</p>			
4.3 Environmental Requirements			
<p>Ambient temperature of M9655 - Operate between θ and 55°C Store between -15 and 65°C</p> <p>Humidity - 10% to 90% non-condensing</p>			
4.4 System Configuration Restrictions			
<p>Maximum number of M9655's in one PDP8/E system - 17 or the power supply limit.</p>			
4.5 External Signals and Cabling Requirements			
4.5.1 EIA signals			
<p>The EIA signals and their assigned pins on the 40 pin connector (Circuit Schematic Ref. J1) are as follows:</p>			
Signal Name	Pin at J1		
Protective Ground	UU		
Send Data	F		
Receive Data	J		
Request to Send	V (Held Asserted)		
Signal Ground	VV		
Data Terminal Ready	DD (Held Asserted)		
<p>(Received data after EIA to TTL level conversion is jumpered at cable, pins E and H). Since the "Request to Send" lead is held true, M9655's are suitable for</p>			
SIZE	CODE	NUMBER	REV
A	SP	KLS-JA-1	

DEC FORM NO DEC 16-(1981)-1022-2370
DRA 108

SHEET 7 OF 13

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE			
FULL DUPLEX operation only.			
<p>Modem Control may be accomplished when an M9655 is combined with a KLS-M (M9653).</p> <p>Total cable length from KLS-JA to associated terminal or modem must not exceed 50 feet.</p>			
4.5.2 20mA Signals			
<p>The 20mA signals provided and their assigned pins at the 40-pin connector (Circuit Schematic Ref. J1) and at the Mate-M-Lock end of a BC05-M cable are as follows:</p>			
Signal Name	Pin at J1	Pin at BC05-M	
Transmit +	AA	5	
Transmit -	KK	2	
Receive +	K	7	
Receive -	S	3	
Reader Run +	PP	6	For LT33 Operation Only
Reader Run -	EE	4	
<p>(Received data after 20mA to TTL level conversion is jumpered at J1 pins E & H.)</p> <p>The factors limiting the length of cable which may be attached to the 20mA circuits are: a) the total resistance which may be driven or. b) the total capacitance seen by the transmitter and receiver and the selected baud rate.</p> <p>The following information will allow the user to calculate maximum cable distances:</p>			
Transmit + to Transmit -	700Ω		
Receive + to Receive -	60Ω		
Reader Run + to Reader Run -	1220Ω		
<p>(LT33 reader circuit has 1KΩ resistance which leaves 220 for total cable resistance.)</p>			
SIZE	CODE	NUMBER	REV
A	SP	KLS-JA-1	

DEC FORM NO DEC 16-(1981)-1022-2370
DRA 108

SHEET 8 OF 13

ENGINEERING SPECIFICATION CONTINUATION SHEET

TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

Some Wire Resistances:

Wire Size	Ohms/1000 feet
26 AWG	40.81
24 AWG	25.67
22 AWG	16.14
18 AWG	8.05

Formula for calculating maximum distance due to cable capacitance and baud rate.

$$D_{max} = \frac{.3 \times 10^{-3}}{C_c \cdot Bd} - \left(\frac{C_T + C_R}{C_c} \right)$$

Where: D_{max} = maximum distance external device may be placed from KLS-JA.
 C_c = capacitance of cable per foot.
 Bd = baud rate.
 C_R = Capacitance across the receiver circuit in question.
 C_T = Capacitance across the transmitter circuit in question.

C_R for M8655 is 2.2 uf if TTY jumper is installed; β if not.

C_T for M8655 is β .

C_T and C_T must be determined for external device.

Examples:

1. LT33 with reader.
 The limiting factor in this case is the Reader Run circuit. Using 26 AWG cable, the maximum wire length is 270 $\frac{40.81 \Omega}{1000 \text{ feet}}$ or 5390 feet from Reader Run + to Reader-. Therefore the maximum cable length is 2695 feet.

SIZE	CODE	NUMBER	REV
A	SP	KLS-JA-1	

ENGINEERING SPECIFICATION CONTINUATION SHEET

TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

2. High speed terminal (9600 baud with β capacitance in either its transmitter or receiver. The limiting factor is cable capacitance. For this example cable capacitance is 30 pf/ft.

$$D_{max} = \frac{.3 \times 10^{-3}}{30 \times 10^{-12} \cdot 9600} - \frac{\beta}{30 \times 10^{-12}} = \frac{.3 \times 10^{-3}}{.288 \times 10^{-6}} = 1040 \text{ ft.}$$

4.6 Module Setup - Jumpers and Switches

Refer to Dwg. D-CS-M8655- β -1, Sheet 1.

5.0 Programming

5.1 Instruction Set

- 6XX~~0~~ Clear keyboard flag (KCF)
 Receiver flag is cleared without clearing the AC or enabling the reader.
- 6XX1 Skip if keyboard flag is set (KSF)
 Increments the program counter to one location beyond the next sequential instruction if the receiver flag is set.
- 6XX2 Clear keyboard flag and set reader run (KCC)
 Clear the receiver flag, and AC, and enable the reader.
- 6XX4 Read keyboard static (KRS)
 Performs inclusive or of the receiver register and the AC leaving the result in the AC.
- 6XX5-AC11 Set/Clear Interrupt enable (KIE)
 Loads AC bit 11 into the interrupt enable flip flop on the M8655. (1) = enable, (β) = disable.
- 6XX5-AC10 Set/Clear status enable (KSE).
 Loads AC bit 1 β into status enable flip flop on M8655. (1) = enable, (β) = disable. With SWD jumper installed, the status enable flip flop set causes the status word to be loaded into AC bits β -3 when a character is read (KRS or KRB inst.).

SIZE	CODE	NUMBER	REV
A	SP	KLS-JA-1	

ENGINEERING SPECIFICATION CONTINUATION SHEET

TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

- 6XX6 Read keyboard buffer dynamic (KRB)
 Performs the combined operations of KCC and KRS.
- 6XX~~7~~ Set teleprinter flag (TFL)
 Set the transmit flag.
- 6XX1 Skip on teleprinter flag (TSP)
 Increments the contents of the program counter to one location beyond the next sequential instruction if the transmit flag is set.
- 6XX2 Clear teleprinter flag (TCP)
 Clear the transmit flag.
- 6XX4 Load Teleprinter & Print (TPC)
 The least significant bits of the AC are transferred to a data holding register on the M8655 and then transmitted. The transmit flag is not cleared by this instruction.
- 6XX5 Skip if teletype interrupt (SPI)
 The next sequential instruction is skipped if the transmit or receive flag is set and the interrupt enable flip flop is set.
- 6XX6 Print character (TCS)
 Combination of TCP and TPC performed.

5.2 Operation

5.2.1 Initialize

Initialize (key clear or CAP 6007 instruction) clears the receive flag, transmit flag and status word enable flip-flop, if applicable. It also sets the interrupt enable flip-flop.

Initialize does not reset the transmit or receive circuitry; i.e., if the M8655 were in the process of transmitting or receiving a character, the respective flag is set at the appropriate time despite the issuance of initialize. This circuitry is cleared only when power is first applied to the PDP8.

SIZE	CODE	NUMBER	REV
A	SP	KLS-JA-1	

ENGINEERING SPECIFICATION CONTINUATION SHEET

TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

5.2.2 Status Word

This section applies only when the "SWD" jumper is installed on the M8655. (When this jumper is out, the read status logic is disabled.) Error status is read with the data bits when a read ROT is issued (KRS or KRB) if the status enable flip-flop was previously set.

- AC β Inclusive or of the three error conditions. 1 = error.
- AC1 Parity error (if NP jumper is not installed, this bit will always receive a zero.)
- AC2 Framing Error = 1 if a legal stop bit was not detected (a space was detected half way through Stop Bit 1).
- AC3 Overrun Error = 1 if the receive flag was not cleared prior to the character now being read (one character transmitted after another by the teletype without the first being read by the computer).

AC β	AC1	AC2	AC3	AC4	AC5	AC6	AC7	AC8	AC9	AC10	AC11
Error	Parity Error	Framing Error	Overrun Error	MSB	Data Bits						LSB

AC After KRS or KRB Instruction With Status Enabled

SIZE	CODE	NUMBER	REV
A	SP	KLS-JA-1	

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE KL8-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

5.2.3 Receive Flag

The receiver flag is cleared by key clear, or the CAF, KCF, KCC, and KRB instructions.

The receiver flag is set half way through the first stop bit of the characters being transmitted by the external device. This differs from the operation of earlier serial interfaces in that they did not look for framing errors and therefore could set the receiver flag half way through the most significant bit.

5.2.4 Reader Run

Reader Run is typically set when the previously read character is read into the AC. It is cleared when the start bit of the character to be read is detected. (Cleared half way through the start bit.)

5.2.5 Transmit Flag

The Transmit flag is cleared by initialize, or the TCF and TLS instructions.

The Transmit flag is set by the TFL instruction or anytime the Transmitter buffer is empty. (The transmission may or may not have occurred at this time.

When a character is to be transmitted to the external device, the character is received by the M8655, loaded into the transmit buffer, then loaded into the shift register from which the actual transmission occurs.

The first character being transmitted goes almost immediately from the transmit buffer to the shift register and the transmit flag is set. If another character is transferred from the computer at this time, the transmit flag is next set at the completion of the first transmission. (The transmit buffer is again empty.)

SIZE	CODE	NUMBER	REV
A	SP	KL8-JA-1	

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE			
<p>E. Set switches "RECEIVE" & "TRANSMIT" to the customer specified device codes as illustrated on sheet 1 of the circuit schematic.</p> <p>F. Set baud rate as specified by customer as shown on sheet 1 of circuit schematic.</p> <p>G. Install jumpers that are required by the customer. Parity, even parity, bits/character, fill characters TTY jumper and error status word. Ref. sheet 1 of circuit schematic.</p> <p>H. Be sure power is off in PDP8 E/M/F and insert the M8655 into the omnibus according to PDP 8E maintenance manual Vol. 1 table 2-3.</p>			
<p>III. Acceptance procedure</p> <p>A. Load Maindec 08-DIKLA-A-PB (Loop Back Test) using normal binary loading procedures.</p> <ol style="list-style-type: none"> 1. Run diagnostic according to the Maindec write-up Maindec 08-DIKLA-A-D. 2. Run at customers specified baud rate for 1 pass in 20 MA mode, and 1 pass in BIA mode. (See note 1) No errors are acceptable. <p>B. If the KLS-JA is shipped with a teletype, load Maindec 08-DIKLB-A-PB using normal loading procedures.</p> <ol style="list-style-type: none"> 1. Run program 4 according to the maindec's write up, Maindec-08-DIKLB-A-D. 2. No errors are acceptable. <p>C. If the KLS-JA is shipped with a VT05 load, Maindec 08-DGVSA-B-PB using normal binary loading procedures.</p> <ol style="list-style-type: none"> 1. Run diagnostic for 1 complete pass according to the Maindec's writeup, Maindec 08-DGV5-B-D. 2. No errors are acceptable. <p>D. If the KLS-JA is shipped with a serial LA30, load Maindec-08-DHLAA-A-PB using normal binary loading procedures.</p>			
SIZE A	CODE SP	NUMBER KL8-JA-2	REV

DEC FORM NO DEC 16-12811-1022-9370
DRA 108

SHEET 3 OF 4

DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS					
ENGINEERING SPECIFICATION					DATE
TITLE KL8-JA FIELD SERVICE AND IN HOUSE ACCEPTANCE PROCEDURE					9/24/73
		REVISIONS			
REV	DESCRIPTION	CHG NO	ORIG	DATE	APPO BY
ENG	Bob Regan	APPO	<i>Bill Seab</i>		REV
SIZE	CODE	NUMBER			
A	SP	KL8-JA-2			

This drawing and its contents are the property of Digital Equipment Corporation. It is to be used only for the purpose for which it was prepared and is not to be distributed outside the organization to which it was prepared.

DEC 16-12811-1022-9370
DRA 107

1 of 4

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE			
<ol style="list-style-type: none"> 1. Run diagnostic for 1 complete pass according to the Maindec's writeup, Maindec-08-DHLAA-A-D. 2. No errors are acceptable. 			
<p>Note: 1 J1 connections for 20MA loop back test mode E-H K-KK S-AA J1 connections for BIA loop back test mode E-M F-J</p>			
SIZE A	CODE SP	NUMBER KL8-JA-2	REV

DEC FORM NO DEC 16-12811-1022-9370
DRA 108

SHEET 4 OF 4

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE			
<p>I. Purpose</p> <p>Define the procedure for installing and accepting the KL8-JA.</p> <p>II. Unpacking and Installation</p> <p>A. Shipping Hardware</p> <ol style="list-style-type: none"> 1. KL8-JA (M8655 Terminal Control/asynchronous interface) <p>B. Shipping Software</p> <ol style="list-style-type: none"> 1. KL8-JA Print set 2. Maindec 08-DIKLA-A (KL8-JA LOOPBACK TEST) 3. Maindec 08-DIKLB-A (KL8-JA teletype test) 4. Maindec 08-DGVSA-B (VT05 terminal diagnostic) Note: Shipped only if KL8-JA used as VT05 interface. 5. Maindec-08-DHLAA-A (LA30 control/exerciser test) Note: shipped only if KL8-JA used as LA30 interface. <p>C. Test hardware and software required.</p> <ol style="list-style-type: none"> 1. PDP E/F/M with at least 4K R/W memory and a programmers console. 2. All applicable items listed under A and B above. <p>D. Unpack and inspect module for physical damage.</p>			
SIZE A	CODE SP	NUMBER KL8-JA-2	REV

DEC FORM NO DEC 16-12811-1022-9370
DRA 108

SHEET 2 OF 4

