

PROPERTY OF DIGITAL EQUIP.



KL8-J
Engineering Drawings
Digital Equipment Corporation


The material herein is for information purposes only and is subject to change without notice. Digital Equipment Corporation assumes no responsibility for any errors which may appear herein.

These drawings and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.
Copyright © 1975, Digital Equipment Corporation



THIS DRAWING AND PERTINENT, GENERAL AND THE PROPERTY OF WESTINGHOUSE ELECTRIC CORPORATION AND SHALL NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEMS WITHOUT THE WRITTEN PERMISSION OF WESTINGHOUSE ELECTRIC CORPORATION.

EX. # 228 ARE IC SOCKETS
PROVIDING PINS POINTS.




* SO LOW INITIALIZED GATES ARE "Z" OUTPUT SIGNALS TO APPEAR AT "Z" OUTPUTS.
SI LOW (793) CAUSES THE COMMENTARY OF THE "Z" OUTPUTS (DECODED INSTRUCTIONS) TO APPEAR AT THE "Z" OUTPUTS.
TRANS 2, 4 OR 6 L

CHK	REVISIONS
	CHANGE NO. REV.

8	7	6	5	4	3	2	1
(INSTRUCTION DECODING & FLAGS)							
TITLE TERMINAL CONTROL							
SIZE CODE	NUMBER						
D	CS	M8655	-	0	-	0	-
SCALE	SHEET 2	OF 5					
DIST.							
REV.	C						

THIS DRAWING AND SPECIFICATION, HEREIN, ARE THE PROPERTY OF THE UNITED STATES GOVERNMENT AND SHALL NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM THE UNITED STATES GOVERNMENT PRINTING OFFICE: 1973 O-307-000



REVISIONS

CHK	CHANGE NO.	REV

TITLE TERMINAL CONTROL (DATA IN & DATA OUT)

SCALE

SHEET 4 OF 5

DATE

NUMBER DCS M8655-0-1

REV.

REV. C

REV. B

REV. A

REV. 1

REV. 2

REV. 3

REV. 4

REV. 5

REV. 6

REV. 7

REV. 8

REV. 9

REV. 10

REV. 11

REV. 12

REV. 13

REV. 14

REV. 15

REV. 16

REV. 17

REV. 18

REV. 19

REV. 20

REV. 21

REV. 22

REV. 23

REV. 24

REV. 25

REV. 26

REV. 27

REV. 28

REV. 29

REV. 30

REV. 31

REV. 32

REV. 33

REV. 34

REV. 35

REV. 36

REV. 37

REV. 38

REV. 39

REV. 40

REV. 41

REV. 42

REV. 43

REV. 44

REV. 45

REV. 46

REV. 47

REV. 48

REV. 49

REV. 50

REV. 51

REV. 52

REV. 53

REV. 54

REV. 55

REV. 56

REV. 57

REV. 58

REV. 59

REV. 60

REV. 61

REV. 62

REV. 63

REV. 64

REV. 65

REV. 66

REV. 67

REV. 68

REV. 69

REV. 70

REV. 71

REV. 72

REV. 73

REV. 74

REV. 75

REV. 76

REV. 77

REV. 78

REV. 79

REV. 80

REV. 81

REV. 82

REV. 83

REV. 84

REV. 85

REV. 86

REV. 87

REV. 88

REV. 89

REV. 90

REV. 91

REV. 92

REV. 93

REV. 94

REV. 95

REV. 96

REV. 97

REV. 98

REV. 99

REV. 100

1-0-5598M DCS M8655-0-1

11 10 9 8 7 6 5 4 3 2 1

DP REORDER RUN +

EF REORDER RUN -

KL EIA/DTE RECEIVED DATA

LV EIA/DTE TRANSMIT DATA

20 MA RECEIVE -

20 MA RECEIVE +

20 MA TRANSMIT -

20 MA TRANSMIT +

30 MA TTL RECEIVED DATA

30 MA TTL TRANSMIT DATA

40 MA SERIAL DATA IN

40 MA SERIAL DATA OUT

50 MA SERIAL DATA IN

50 MA SERIAL DATA OUT

60 MA SERIAL DATA IN

60 MA SERIAL DATA OUT

70 MA SERIAL DATA IN

70 MA SERIAL DATA OUT

80 MA SERIAL DATA IN

80 MA SERIAL DATA OUT

90 MA SERIAL DATA IN

90 MA SERIAL DATA OUT

100 MA SERIAL DATA IN

100 MA SERIAL DATA OUT

THIS DRAWING AND SPECIFICATION, HEREIN, ARE THE PROPERTY OF THE UNITED STATES GOVERNMENT AND SHALL NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM THE ASSISTANT SECRETARY, COMPTROLLER.


M8655 VARIATION TRANSLATION TABLE

BI B2 B3	M8655- OSCL 5.0689Mhz DEC *18-11680-02 CLK PULSE WD/PAUD RATE	M8655-YA OSCL 4.438 Mhz. DEC *18-11680-11 CLK PULSE WD/PAUD RATE	M8655-YB OSCL 3.073 Mhz. DEC *18-11680-08 CLK PULSE WD/PAUD RATE	M8655-YC OSCL 2.619 Mhz DEC *18-11680-08 CLK PULSE WD/PAUD RATE
OFF OFF OFF	284 USEC/110	336 USEC/NA	48 USEC/NA	137 USEC/NA
OFF OFF ON	208 USEC/150	230 USEC/NA	48 USEC/NA	48 USEC/NA
OFF ON OFF	104 USEC/300	119 USEC/NA	171 USEC/NA	201 USEC/NA
OFF ON ON	52 USEC/600	59.5 USEC/NA	86 USEC/NA	100 USEC/NA
ON OFF OFF	26 USEC/1200	29.8 USEC/1050	43 USEC/NA	50.5 USEC/NA
ON OFF ON	13 USEC/2400	14.9 USEC/NA	21.4 USEC/NA	25.4 USEC/NA
ON ON OFF	6.5 USEC/4800	7.45 USEC/NA	10.7 USEC/NA	12.6 USEC/NA
ON ON ON	3.25 USEC/9600	3.72 USEC/NA	5.37 USEC/NA	6.35 USEC/NA
ON ON ON	1.63 USEC/192 KBD *	1.87 USEC/NA *	2.69 USEC/NA *	3.17 USEC/NA *

SIGNAL NAME (ORIGINATING PIN)	PULSE WIDTH FOR M8655	PULSE WIDTH FOR M8655 YA	PULSE WIDTH FOR M8655 YB	PULSE WIDTH FOR M8655 YC
P99 NSSEC (E88-93)	99 NSSEC	143 NSSEC	163 NSSEC	192 NSSEC
P2961 3ELT (E88-99)	2961 NSSEC	339 NSSEC	489 NSSEC	573 NSSEC
P6928 NSSEC (E88-98)	5928 NSSEC	677 NSSEC	976 NSSEC	1141 NSSEC
P3258 MICROSEC (E15-99)	3.258 MICROSEC	3.72 MICROSEC	5.39 MICROSEC	6.31 MICROSEC
P178 MICROSEC (E14-11)	1.78 MICROSEC	2.02 MICROSEC	29.3 MICROSEC	2.12 MICROSEC
P178 MICROSEC (E14-11)	1.78 MICROSEC	1.78 MICROSEC	29.3 MICROSEC	33.4 MICROSEC

NOTE: DIFFERENTIATION BETWEEN M8655, YA, YB, YC AND YD MODULES IS THE XTAL SELECTION.
* W2 OUT W5 IN FOR THESE CLOCK PULSES - W2 IN W5 OUT FOR ALL OTHER CASES.

NOTE: THIS TABLE IN REFERENCE TO SHEET 3 OF M8655 LOGIC DIAGRAM.



REV. NO.	8	7	6	5	4	3	2	1	
REVISIONS	CHG	CHG	CHG	CHG	CHG	CHG	CHG	CHG	
NO.	1	2	3	4	5	6	7	8	
TITLE	TERMINAL CONTROL							SIZE CODE	NUMBER
SCALE								D	CS
SHEET	5							OF	5
DIST.								D	CS
REV.								C	

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS

ENGINEERING SPECIFICATION

DATE 9/25/73

TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

REVISIONS

REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE

ENG	Bob Regan	APPD <i>R. Regan</i>	SIZE A	CODE SP	NUMBER KLS-JA-1	REV
-----	-----------	----------------------	-----------	------------	--------------------	-----

DEC 16-(381)-1079-N370
DRA 107

1 of 13

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

1.0 Scope

This document specifies the KLS-JA, its use and operating characteristics.

2.0 Applications

The KLS-JA serves as data interface between an Omnibus type PDP8 computer (including PDP8's with DWB-E bus converters) and any asynchronous external device with electrically compatible data leads and one of the many serial data formats* available with the KLS-JA.

IOT instruction device codes for the KLS-JA are established at the time of system integration allowing up to seventeen (17) external devices to be interfaced, using KLS-JA's, to one PDP8. (Two device codes are used for each KLS-JA (Switch Selectable)).

The KLS-JA also provides reader control signals for use with LT33DC and LT33DD model teletypes and optionally generates filler characters for use with VT05 terminals.

*Serial Data Format - Transmit and receive speed of device and character configuration, i.e., number of data bits, control bits and parity bits.

3.0 Operation - Functional

The function of the KLS-JA in the simplest terms is to take parallel data presented to it by the CPU, convert it to a serial data format, transmit the character one bit at a time to an external device and vice-versa.

3.1 PDP8/M8655 Operation (Double Buffering)

Data transfers occur between the PDP8's Accumulator (AC) and registers within the M8655. In some earlier asynchronous data interfaces the shift registers which communicate with the external device also serve as communication links between the interface and CPU. When receiving a character, the receive flag would be set when a character had been assembled. The character, however, remained available only

SIZE A	CODE SP	NUMBER KLS-JA-1	REV
-----------	------------	--------------------	-----

DEC FORM NO DEC 16-(381)-1022-N370
DRA 108

SHEET 2 OF 13

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

until the next character began to be assembled. The KLS-JA being double buffered, has an additional register between the receiver shift register and the AC. In this case, a character is assembled in the shift register and transferred to the "receive holding register" at which time the receive flag is set indicating that a character is available. The character remains available to the CPU in the holding register until the next character is completely assembled allowing the program roughly an order of magnitude more time to react to a receive flag and read a character.

In the transmission of data with earlier interfaces, time was lost between the transmission of characters since the shift register had to be completely empty before the transmit flag was set and the next character transmission wouldn't start until the CPU (program) got around to issuing another character. Double buffering in this case ("transmit holding register" between the AC and transmit shift register) eliminates this lost time since the transmit flag is set (indication to the CPU that another character may be issued to the interface) when the holding register to shift register transfer has been made. To maintain full speed transmission of characters, the CPU must only react to the transmit flag within one character time to refill the holding register.

3.2 M8655/External Device Operation & Serial Data Format

3.2.1 Data Leads

Section 2.0 referred to electrically compatible data leads. The KLS-JA provides two types of data leads for different applications: 20 mA and EIA leads (choice is made by cable selection).

The 20 mA circuits represent the binary information as a switch connected to a power source, i.e., switch open = "1", switch closed = "0". The 20 mA data circuits on the M8655 are active. The power source for both the transmit and receive circuits is on the M8655. For an external device to be electrically compatible, its transmit and receive

SIZE A	CODE SP	NUMBER KLS-JA-1	REV
-----------	------------	--------------------	-----

DEC FORM NO DEC 16-(381)-1022-N370
DRA 107

SHEET 3 OF 13

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

circuits must be passive (no power added to the 20mA lines). (More technical information in section 4.5 on cabling.)

The EIA data leads represent binary data as one of two voltage levels. When using these lines, EIA (Electronic Industry Association) specification RS232-C must be adhered to.

3.2.2 Serial Data Format

KLS-JA/external device operation is asynchronous (a character or string of characters may begin at any point in time) and full duplex (transfers may occur in both directions simultaneously).

Where data is transferred serially, all definitions concerning that data are made with respect to time. Baud rate is the rate at which these decisions may be made. (Baud rate is the total possible bits/second.)

A data line may be in one of two states - mark or space. In the idle state (no data being transferred), the line is in the mark state. To signify to the receiving unit that a character is coming, the line changes to the space state for 1/ baud rate seconds (start bit). This is followed by the data (5 to 8 data bits, LSB first). If parity is used, it appears after the most significant bit. This is followed by a return to the idle state which lasts for 1, 1.5 or 2 bit times (stop bit(s)). The next character may occur at any time after that. Following are the character definitions applicable to the KLS-JA.

Transmit Baud Rate - 110, 150, 300, 600, 1200, 2400, 4800, 9600 (Switch Selectable).

Receive Baud Rate - May be set equal to the transmit baud rate or 150 baud (Switch Selectable).

SIZE A	CODE SP	NUMBER KLS-JA-1	REV
-----------	------------	--------------------	-----

DEC FORM NO DEC 16-(381)-1022-N370
DRA 108

SHEET 4 OF 13

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in any manner without the written permission of Digital Equipment Corporation.

ENGINEERING SPECIFICATION				CONTINUATION SHEET
TITLE KL8-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE				
<p>Start Bit - Always 1 per character</p> <p>Data Bits - 5, 6, 7 or 8 (Jumper Selectable)</p> <p>Parity - Even, odd or none (Jumper Selectable) (Parity is inserted after most significant data bit.)</p> <p>Stop Bits - Choice of 1 or 2 for 6, 7 and 8 data bits. Choice of 1 or 1.5 for 5 data bits. (Jumper Selectable)</p> <p>3.3 Additional Options</p> <p>3.3.1 Error Status Word</p> <p>The error status word may be enabled by the insertion of jumper "SWD". Detected are parity, framing and overrun errors (see Programming section).</p> <p>3.3.2 Filler Characters - VT#5</p> <p>To operate at speeds above 300 baud, the VT#5 requires that filler characters be transmitted to it following any line feed character. Insertion of the "FIL" jumper on the M8655 causes four all zero characters to be automatically transmitted to the VT#5 following every line feed. The transmit flag is not set until the KL8-JA is ready to accept other data.</p> <p>3.3.3 Reader Run</p> <p>Reader control is provided for operating LT33 teletypes. See Programming section.</p> <p>3.3.4 Teletype Filter</p> <p>LT33 teletypes require a relatively large filter capacitor across the receiver lines. Installing the "TTY" jumper connects this capacitor.</p>				
	SIZE A	CODE SP	NUMBER KL8-JA-1	REV

ENGINEERING SPECIFICATION				CONTINUATION SHEET
TITLE KL8-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE				
<p>SERIAL CHARACTER DEFINITION</p> <p>Figure 1</p> <p>The above example shows a character of one start bit, seven data bits, parity bit and two stop bits. Also shown is the relationship of the error status word to the AC bits.</p>				
	SIZE A	CODE SP	NUMBER KL8-JA-1	REV

ENGINEERING SPECIFICATION				CONTINUATION SHEET														
TITLE KL8-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE																		
<p>4.0 Specifications</p> <p>4.1 Physical</p> <p>The M8655 meets the dimensional requirements for Omnibus type quad modules. Ref. D-MD-7605994 of the PDP8/E/F/M print set.</p> <p>4.2 Power Requirements</p> <p>From Omnibus - +5V at 1.1 Amps, -15V at 100 mA, +15V at 50 mA. From external device - None</p> <p>4.3 Environmental Requirements</p> <p>Ambient temperature of M8655 - Operate between 0 and 55°C Store between -15 and 65°C Humidity - 10% to 90% non-condensing</p> <p>4.4 System Configuration Restrictions</p> <p>Maximum number of M8655's in one PDP8/E system - 17 or the power supply limit.</p> <p>4.5 External Signals and Cabling Requirements</p> <p>4.5.1 EIA signals</p> <p>The EIA signals and their assigned pins on the 40 pin connector (Circuit Schematic Ref. J1) are as follows:</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Signal Name</th> <th style="text-align: left;">Pin at J1</th> </tr> </thead> <tbody> <tr><td>Protective Ground</td><td>UU</td></tr> <tr><td>Send Data</td><td>F</td></tr> <tr><td>Receive Data</td><td>J</td></tr> <tr><td>Request to Send</td><td>V (Held Asserted)</td></tr> <tr><td>Signal Ground</td><td>VV</td></tr> <tr><td>Data Terminal Ready</td><td>DD (Held Asserted)</td></tr> </tbody> </table> <p>(Received data after EIA to TTL level conversion is jumpered at cable, pins E and M). Since the "Request to Send" lead is held true, M8655's are suitable for</p>					Signal Name	Pin at J1	Protective Ground	UU	Send Data	F	Receive Data	J	Request to Send	V (Held Asserted)	Signal Ground	VV	Data Terminal Ready	DD (Held Asserted)
Signal Name	Pin at J1																	
Protective Ground	UU																	
Send Data	F																	
Receive Data	J																	
Request to Send	V (Held Asserted)																	
Signal Ground	VV																	
Data Terminal Ready	DD (Held Asserted)																	
	SIZE A	CODE SP	NUMBER KL8-JA-1	REV														

ENGINEERING SPECIFICATION				CONTINUATION SHEET																											
TITLE KL8-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE																															
<p>FULL DUPLEX operation only.</p> <p>Modem Control may be accomplished when an M8655 is combined with a KL8-M (M8653).</p> <p>Total cable length from KL8-JA to associated terminal or modem must not exceed 50 feet.</p> <p>4.5.2 20mA Signals</p> <p>The 20mA signals provided and their assigned pins at the 40-pin connector (Circuit Schematic Ref. J1) and at the Mate-N-Lock end of a BC05-M cable are as follows:</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Signal Name</th> <th style="text-align: left;">Pin at J1</th> <th style="text-align: left;">Pin at BC05-M</th> </tr> </thead> <tbody> <tr><td>Transmit +</td><td>AA</td><td>5</td></tr> <tr><td>Transmit -</td><td>KK</td><td>2</td></tr> <tr><td>Receive +</td><td>K</td><td>7</td></tr> <tr><td>Receive -</td><td>S</td><td>3</td></tr> <tr><td>Reader Run +</td><td>PP</td><td>6</td></tr> <tr><td>Reader Run -</td><td>EE</td><td>4</td></tr> </tbody> </table> <p>(Received data after 20mA to TTL level conversion is jumpered at J1 pins E & H.)</p> <p>The factors limiting the length of cable which may be attached to the 20mA circuits are: a) the total resistance which may be driven or, b) the total capacitance seen by the transmitter and receiver and the selected baud rate.</p> <p>The following information will allow the user to calculate maximum cable distances:</p> <table style="width: 100%; border-collapse: collapse;"> <tbody> <tr><td>Transmit + to Transmit -</td><td style="text-align: right;">700Ω</td></tr> <tr><td>Receive + to Receive -</td><td style="text-align: right;">60Ω</td></tr> <tr><td>Reader Run + to Reader Run -</td><td style="text-align: right;">1220Ω</td></tr> </tbody> </table> <p>(LT33 reader circuit has 1KΩ resistance which leaves 220 for total cable resistance.)</p>					Signal Name	Pin at J1	Pin at BC05-M	Transmit +	AA	5	Transmit -	KK	2	Receive +	K	7	Receive -	S	3	Reader Run +	PP	6	Reader Run -	EE	4	Transmit + to Transmit -	700Ω	Receive + to Receive -	60Ω	Reader Run + to Reader Run -	1220Ω
Signal Name	Pin at J1	Pin at BC05-M																													
Transmit +	AA	5																													
Transmit -	KK	2																													
Receive +	K	7																													
Receive -	S	3																													
Reader Run +	PP	6																													
Reader Run -	EE	4																													
Transmit + to Transmit -	700Ω																														
Receive + to Receive -	60Ω																														
Reader Run + to Reader Run -	1220Ω																														
	SIZE A	CODE SP	NUMBER KL8-JA-1	REV																											

ENGINEERING SPECIFICATION CONTINUATION SHEET

TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

Some Wire Resistances:

Wire Size	Ohms/1000 feet
26 AWG	40.81
24 AWG	25.67
22 AWG	16.14
18 AWG	8.05

Formula for calculating maximum distance due to cable capacitance and baud rate.

$$D_{max} = \frac{.3 \times 10^{-3}}{C_c \cdot Bd} - \left(\frac{C_T + C_R}{C_c} \right)$$

Where: D_{max} = maximum distance external device may be placed from KLS-JA.
 C_c = capacitance of cable per foot.
 Bd = baud rate.
 C_R = Capacitance across the receiver circuit in question.
 C_T = Capacitance across the transmitter circuit in question.

C_R for M8655 is 2.2 uf if TTY jumper is installed; β if not.
 C_T for M8655 is β .
 C_R and C_T must be determined for external device.

Examples:

- LT33 with reader.
 The limiting factor in this case is the Reader Run circuit. Using 26 AWG cable, the maximum wire length is $\frac{220}{40.81} / 1000$ feet or 5390 feet from Reader Run + to Reader-. Therefore the maximum cable length is 2695 feet.

SIZE	CODE	NUMBER	REV
A	SP	KLS-JA-1	

DEC FORM NO DEC 16-(381)-1022-N370 DRA 108 SHEET 9 OF 13

ENGINEERING SPECIFICATION CONTINUATION SHEET

TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

- High speed terminal (9600 baud with β capacitance in either its transmitter or receiver. The limiting factor is cable capacitance. For this example cable capacitance is 30 pf/ft.

$$D_{max} = \frac{.3 \times 10^{-3}}{30 \times 10^{-12} \cdot 9600} - \frac{\beta}{30 \times 10^{-12}} = \frac{.3 \times 10^{-3}}{.288 \times 10^{-6}} = 1040 \text{ ft.}$$

4.6 Module Setup - Jumpers and Switches
 Refer to Dwg. D-CS-M8655- β -1, Sheet 1.

5.0 Programming

5.1 Instruction Set

6XX0 Clear keyboard flag (KCF)
 Receiver flag is cleared without clearing the AC or enabling the reader.

6XX1 Skip if keyboard flag is set (KSF)
 Increments the program counter to one location beyond the next sequential instruction if the receiver flag is set.

6XX2 Clear keyboard flag and set reader run (KCC)
 Clear the receiver flag, and AC, and enable the reader.

6XX4 Read keyboard static (KRS)
 Performs inclusive or of the receiver register and the AC leaving the result in the AC.

6XX5-AC11 Set/Clear Interrupt enable (KIE)
 Loads AC bit 11 into the interrupt enable flip flop on the M8655. (1) = enable, (β) = disable.

6XX5-AC10 Set/Clear status enable (KSE).
 Loads AC bit 10 into status enable flip flop on M8655. (1) = enable, (β) = disable. With SWD jumper installed, the status enable flip flop set causes the status word to be loaded into AC bits β -3 when a character is read (KRS or KRB inst.).

SIZE	CODE	NUMBER	REV
A	SP	KLS-JA-1	

DEC FORM NO DEC 16-(381)-1022-N370 DRA 108 SHEET 10 OF 13

ENGINEERING SPECIFICATION CONTINUATION SHEET

TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

6XX6 Read keyboard buffer dynamic (KRB)
 Performs the combined operations of KCC and KRS.

6YY0 Set teleprinter flag (TFL)
 Set the transmit flag.

6YY1 Skip on teleprinter flag (TSP)
 Increments the contents of the program counter to one location beyond the next sequential instruction if the transmit flag is set.

6YY2 Clear teleprinter flag (TCF)
 Clear the transmit flag.

6YY4 Load Teleprinter & Print (TPC)
 The least significant bits of the AC are transferred to a data holding register on the M8655 and then transmitted. The transmit flag is not cleared by this instruction.

6YY5 Skip if teletype interrupt (SPI)
 The next sequential instruction is skipped if the transmit or receive flag is set and the interrupt enable flip flop is set.

6YY6 Print character (TIS)
 Combination of TCF and TPC performed.

5.2 Operation

5.2.1 Initialize

Initialize (key clear or CAF 6007 instruction) clears the receive flag, transmit flag and status word enable flip-flop, if applicable. It also sets the interrupt enable flip-flop.

Initialize does not reset the transmit or receive circuitry; i.e., if the M8655 were in the process of transmitting or receiving a character, the respective flag is set at the appropriate time despite the issuance of initialize. This circuitry is cleared only when power is first applied to the PDP8.

SIZE	CODE	NUMBER	REV
A	SP	KLS-JA-1	

DEC FORM NO DEC 16-(381)-1022-N370 DRA 108 SHEET 11 OF 13

ENGINEERING SPECIFICATION CONTINUATION SHEET

TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

5.2.2 Status Word

This section applies only when the "SWD" jumper is installed on the M8655. (When this jumper is out, the read status logic is disabled.) Error status is read with the data bits when a read IOT is issued (KRS or KRB) if the status enable flip-flop was previously set.

AC0 Inclusive or of the three error conditions.
 1 = error.

AC1 Parity error (If NP jumper is not installed, this bit will always receive a zero.)

AC2 Framing Error = 1 if a legal stop bit was not detected (a space was detected half way through Stop Bit 1).

AC3 Overrun Error = 1 if the receive flag was not cleared prior to the character now being read (one character transmitted after another by the teletype without the first being read by the computer).

AC0	AC1	AC2	AC3	AC4	AC5	AC6	AC7	AC8	AC9	AC10	AC11
Error	Parity Error	Framing Error	Overrun Error	MSB	← Data Bits →				LSB		

AC After KRS or KRB Instruction With Status Enabled

SIZE	CODE	NUMBER	REV
A	SP	KLS-JA-1	

DEC FORM NO DEC 16-(381)-1022-N370 DRA 108 SHEET 12 OF 13

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE KL8-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

5.2.3 Receive Flag

The receiver flag is cleared by key clear, or the CAF, KCF, KCC, and KRB instructions.

The receiver flag is set half way through the first stop bit of the characters being transmitted by the external device. This differs from the operation of earlier serial interfaces in that they did not look for framing errors and therefore could set the receiver flag half way through the most significant bit.

5.2.4 Reader Run

Reader Run is typically set when the previously read character is read into the AC. It is cleared when the start bit of the character to be read is detected. (Cleared half way through the start bit.)

5.2.5 Transmit Flag

The Transmit flag is cleared by initialize, or the TCF and TLS instructions.

The Transmit flag is set by the TFL instruction or anytime the Transmitter buffer is empty. (The transmission may or may not have occurred at this time.

When a character is to be transmitted to the external device, the character is received by the M8655, loaded into the transmit buffer, then loaded into the shift register from which the actual transmission occurs.

The first character being transmitted goes almost immediately from the transmit buffer to the shift register and the transmit flag is set. If another character is transferred from the computer at this time, the transmit flag is next set at the completion of the first transmission. (The transmit buffer is again empty.)

SIZE	CODE	NUMBER	REV
A	SP	KL8-JA-1	

