

PLACES TO EAT IN MAYNARD

1. Code the following instructions:

DZM LAC	1723 50	141723		
	12 301	360012		
CLA*	17	760301 CAN'T SO	Openate	Instruction

2. Decode the following instructions:

3. List the Memory Reference instructions that can alter normal program sequencing.

4. What will be in the following registers after doing an Examine Next operation?

PC Word Fram Core Mumory MB Word Fram Core Mumory MA Address of Location Braminod AC Unchanged because only Examining NOT de) קינו/טוטקט
--	-----------------

5. Auto-Indexing can only be used with Memory Reference instructions.

True	False	
1106	i uise	1.2
	Constitution Con-	1/2-1-1-1-1-1

						ď.
00	n 0	4 4 4	INT	4 4 4 4	2 1000	•
U 1 11		$n \wedge n$	11/11/1	- (1/2	INTE	м

1.	When all inputs	to an	RIII	are negative,	its output w	ill be	0	volts.
	Øv/-3v				e desti		j.	

2. What is the minimum delay through a B310 tapped delay?

3. What controlling flip flops would have to be set to transfer the contents of the AC to the AR?

4. Print KC09#17. Address Mixer 2 (B169 module at B-6). Input pin H is fied to gnd. What effect will inputs either positive or negative on pin F have on the output?

Will always be -3

5, KCØ9#19-3.	The SAO	F/F is a	Control	Memory	F/F.
Χ _					
/ True	TANKE TANK	False			

6. Print KCØ9#14. Function called CI 17. Write a logical expression for CI 17 to be true.

7. The following program has been run. What are the contents of the AC, 700, and 150?

600	LAC	700	
601	AND	702	
602	DAC	700	C(AC) = 004 000 (A)
603	JMS	150	C(700) = 004 000 00
604	HLT		C(700) = 604 000 (8)
150	TAD *	601	C(150) = 00604 (3)
151	XCT	602	
152	HLT		
700	124056		
702	016000		

8. Print KCØ9#1. The MB contains 357162; the following conditions exist: SUB is set, CMPL and CI 17 are present, MQI is set. What will be the octal result in the MQ?

357162 Sub+ CMPL cause Complereversel of States of 17 does not effect.

1.	The	last	memory	location	in an	8K	PDF-9	is	17	2.	77	——(8)°	
					,								

2. The total time required to complete three sequential main memory cycles is:

Α.	3.0.//sec
(B.	3.025/Lsec
Con	3.075 usec
O.	3.25/45ec
\sim	- MAN

3. MC #3. The CP has access to memory, MB 17 is (0), and AM 17 is (1). The voltage on the output of the mixer producing MBS 17 is positive (gnd).

5.14	
• X	- 1
True The	False
distance of the same of the sa	CONTROL STATE OF STAT

4. If the SM flip flop is reset, and a CLK is generated (input to MC#2), will the memory logic produce a SYNC CLK (MC #2) and do an Malam?

5. The SM Flip flop is set, and a CLK signal is applied to MC#2. The Digit Write Sink flip flop can not be reset. How will this effect the memory cycle?



- 6. The determining factor for Digit Current during the write partian of a memory cycle is:
 - A. The word read from memory
 - B. The contents of the MA.
 - C. The Word current.
 - D. The contents of the MB.

1.	The CMA contains 24/8), the IR contains 10010. If the logic producing REP failed
	and generated REP at this time, what would be the next Control Memory location to
	be cycled?

2。	And Control Memory location that sets the	e Cont.	F/F when	cycled,	will be followed	in	188ns
	by a CLR pseudo-cycle.						

[rue	False	
	A SALESTON AND AND ADDRESS OF THE PARTY OF T	

- 3. KC09 #17. G210 at D-4. Given the following inputs, what will be the selected output? HV (-), JV(-), HU(-), HS(+), HT(-), HD (-), HE (+), JU (+), JS (+), JT (+), JD (+), JE (+)
 - A. CMP-7
 - B. CMG-7
 - C. CMP-6
 - D. CMG-6
 - 4. The Register Display can not display the contents of the selected register when the computer is running due to the speed at which the registers contents is changing.

True	False

- 5. How would an operator normally keep track of the locations in memory that are being deposited into, when manually loading data via the console switches?
- 6. How many times will the computer perform the instruction in location 201?

200	LAC	205
201	DAC⇒	16
202	ISZ	206
203	JMP	201
204	HLT	
205	632 000	
206	777 717	
16	401 606	

1.	When doing a TAD *12 instruction, when will the AUT INX flip flop be reset?
T.	I reset when cycling 24 after Last digit in IR goes to &
2.	If the ADR = \emptyset SAVE flip flop can not be set, would this effect the proper operation of the SAD instruction?
3.	Write a logical expression that describes ADD overflow (ADOF).
(copp.cop1)+ $(coop.coo1)$
4.	Control Memory location 63 when cycled fails to set the MBI flip flop. This will not effect normal operation of the instruction.
	True Faise
5.	What EM location must be cycled to get address 20, when performing a CAL instruction?
	24
6.	The computer executes the instruction 300 100. The AC contains 400 146 and location 100 contains 643 277.
	What will be the result in the AC/ Will there be end around carry? Will ADD overflow exist? What will be the sign of the result?
	What will the LINK contain?
7.	When performing the instruction JMP 500, IRI is set when CML 12 is cycled. When will IRI
	74 cycles clear does not reset IRI
8.	Wette a logical expression to describe when the IR will make up the last 4 bits of the CM address.

9. What instructions would fail to function correctly if CML 23 failed to set the CJIT flip flop?

CA/ +JMS

1.	1. What instruction/s could fail to open	ate properly	if the AC SIGN flip flop could not be set?
2.	2. Could a negative 12436 ₍₈₎ be loaded instruction? If yes, what would be	into the At	C in two's complement form using a LAW ode?
3.	3. The Repeat Switch on the console, w Switch and Cont. key, allows the co		conjunction with the Single Instruction continuously perform the same instruction.
	True False		.
4 。		irches and S	p Switch is up, Key IO Reset is activated, tart Key is activated. What will be in halts?
	177 DZM (C) !::	PC
	200 CLC 201 HLT		MB MA AC

9. What will be in the AC after the following program has been run?

1010	LAC	1010
1011	AND_	263
1012	XO K O	16
1013	HLT	
16	000 262	
263	741 041	

540,041,

The following program is stored in the computer. The operator does an IO Reset, puts address 500 on the Address Switches, and activates the Start Key. What will be the contents of the Link and Accumulator when the computer Halts?

- a) L(1), AC 740674
- b) L(1), AC 701356
- e) L(0), AC 441373
- d) LØ), AC 740673

	600	146 (01	00040*	000041
	500	LAC 601	200601	
	501	XOR 602	240602	740 040
	502	DZM 510	140510	
	-503	DAC 21	040021	
	504	JMS 530 —	100530	
	→505	<u>isz</u> 10	440010	500071
	506	XCT 532	400532	
	507	TAD 501	340501	740673
1	- 510	777777 000000		
¥	511	740 040		
1 /	530	000000 505		
1	<u>~531</u>	AND 601 000 40	500601	
1	~532	ADD * 10 0400 6/	320010	
1	533	SAD 501	540501	
	534	JMP 531	600531	
	53 5	JMP * 530	620530	
	10	0005 027 5		
	20	000000		
	21	746040 740040		
	~ 8	7-100-10 / / 0 0 / 0		
	601	000041		
	602	740001		

PDP-9 Homework Sheet #1 - ANSWERS

- 1. 141 723 200 050 360 012 760 301 Illegal Instruction
- 2. JMS * 10266 AND * 12314 LAW 132 CLA OAS HLT or LAS HLT
- 3. CAL, JMS, JMP
 ISZ and SAD if conditions aremet
 XCT can if it executes one of the instructions that are listed
- 4. AR The address of the location that was examined PC Unchanged
 MB The word from memory
 MA The address of the location that was examined AC Unchanged
- 5. True

PDP-9 Homework Sheet #2 - ANSWERS

- l. Øv
- 2. 27,5 NS
- 3. ACO, ARI
- 4. None
- 5. False
- 6. +1(1) v [PCO (1) •SKIP (1)] v [ADRL• AXS (1)] v [CJIT(1)• ISZ] v {SAO (1). [DCH INX + AUT INX (1)]}.
- 7. C(AC) = 004 000 C (700) = 004 000 C (150) = 000 604
- 8. 357 162

PDP-9 Homework Sheet #3 - ANSWERS

- 1. 17777 (8)
- 2. B
- 3. True
- 4. Yes
- 5. Memory cycle will not take place (No read or write).
- б. **D**

PDP-9 Homework Sheet #4 - ANSWERS

- 1. 71
 - 2. False
 - 3. C
- 4. False RUN must be restrito use the REPT CLK.
- 5. Monitor the AR on the REgister Display
- 6. 49 times

PDP-9 Homework Sheet #6 - ANSWERS

- 1. When cycling CML 24
- 2. No
- 3. (CO $\emptyset\emptyset$ * $\overline{\text{CO}}$) + ($\overline{\text{CO}}$ 0 ° CO \emptyset 1)
- 4. False
- 5. 24
- 6. AC = 243 446
 There will be end around carry
 There will be ADD overflow
 Positive result
 LINK will be set
- 7. When cycling CML 74
- 8. $\left[\text{CMAØ} (1) + \text{REP} \right] \cdot \text{CMAl}(1)$
- 9. CAL, JMS

PDP-9 Homework Sheet #7 - ANSWERS

- 1. SMA, SPA
 - 2. Yes 765 342
- 3. False
- 4. DE 00200 MB 140 010 MA 00177 AC 000 000