EK-KMV1A-UG-002

KMV1A Programmable Communications Controller User Guide

digital™

EK-KMV1A-UG-002

KMV1A Programmable Communications Controller User Guide

Prepared by Educational Services
of
Digital Equipment Corporation

Second Edition, October 1986

Using Digital's networked computer systems, this book was produced electronically by the Media, Publishing and Design Services department in Reading, England.

CONTENTS

CHAPTER 4 APPLICATION FIRMWARE DEVELOPMENT

CHAPTER 5 SERVICE

APPENDIX A ORDERING NUMBER AND CABINET INSTALLATION KIT

APPENDIX B INSTALLATION FOR RS-232-C VERSIONS

APPENDIX C INSTALLATION FOR RS-422-A VERSIONS

FIGURES

TABLES

PREFACE

This user's guide describes how to use the KMV1A programmable communications controller. It describes all the functional elements of the controller and the way user-developed firmware can control these elements.

Other documents which support the KMV1A programmable communications controller are:

- KMV1A Technical Manual (EK-KMV1A-TM-002)
- DCT11-AA Microprocessor User Guide (EK-DCT11-UG-001)
- NEC μPD7201 Multi-Protocol Serial Controller Technical Manual (NEC Electronics (Europe) GmbH)
- Microcomputer Processor Handbook (DIGITAL)
- Microcomputer Interface Handbook (DIGITAL)

CHAPTER 1
INTRODUCTION

1.1 SCOPE

This chapter contains a short introduction to the operation of the KMV1A. It is a programmable communications controller, providing single line full modem support interface for the Q-bus.

In this manual the term firmware used in relation to the KMV1A means any set of instructions which is contained in the KMV1A's memory space, and is to be interpreted and executed by the DCT11 microprocessor.

Root Firmware resides within the ROM space of the KMV1A and is a permanent component of the KMV1A.

Application Firmware is to be loaded into the RAM space of the KMV1A at system startup time or after power failure.

1.2 KMV1A GENERAL DESCRIPTION

The KMV1A is designed to be used in a communication link by Q-bus-based systems. The KMV1A is microprocessor based and able to perform functions for bit-oriented synchronous protocols (like HDLC), byte-oriented synchronous protocols (like BSC), or asynchronous protocols. The application firmware defines the computer instructions that are needed to execute the protocol-related activities.

Features of the KMV1A include:

- Direct Memory Access (DMA) across the Q-bus for medium-speed transmission and reception.
- A DCT11 microprocessor with the PDP-11 base-level instruction set.
- A 7201 PUSART (Programmable Universal Synchronous Asynchronous Receiver/Transmitter) line controller chip.
- EPROM of 8K bytes, with root firmware and power-up self-test diagnostics.
- Customer-developed application firmware uses the PDP-11 instruction set.
- RAM space of 32K bytes, for implementation of data-link protocols.

- Synchronous (bit-oriented or byte-oriented) as well as asynchronous capabilities for the application firmware.
- Extensive support of modem signals.
- Versions available with interfaces for :

  RS-232-C (CCITT V.28)

  RS-422-A (CCITT V.11)

  RS-423-A (CCITT V.10)
- An on-board null modem clock.

By using a microprocessor with a PDP-11 instruction set the KMV1A makes the development of the application firmware more easy.

1.3 SYSTEM OPERATION

Communication of control and status information between the host and the KMV1A uses eight words (16 bytes) of control and status registers (CSRs).

For 18-bit addressing machines the address range will be 76xx00 to 76xx17.

For 22-bit addressing machines the address range will be 1776xx00 to 1776xx17.

These device addresses will be referred to as 'byte select 0 to 17' (BSEL0 to BSEL17) for indicating individual bytes, and as 'select 0 to 16' (SEL0 to SEL16) for indicating individual words.

BSEL1 is defined by the KMV1A's root firmware routines for the following functions:

- Diagnostic firmware self-test execution
- Application mode control
- Special maintenance functions

In application mode, function bits are defined to load, unload, and run application firmware.

Before the application firmware can be executed, it must be loaded into the RAM of the KMV1A.

In order to recover the contents of the RAM, an unload function is provided by the root firmware.

To start the execution of the application firmware, the host can pass to the KMV1A root firmware the start address of the firmware.

1.4 CSR LAYOUT

Figure 1-1 shows the layout of the CSRs in the host processor I/O



Figure 1-1 CSR Definitions

RD 969

1.5 BSEL1 DEFINITIONS

Figure 1-2 shows the BSEL1 layout.



RD 973

Figure 1-2 BSEL1 Definitions

Bit	Name	Function
8	Error	This bit will be set when an illegal address is specified during reading or writing in the KMV1A RAM memory. It will also be set when the address specified with the run command is illegal.
10	Read	When set, this bit directs the root firmware to the memory read routine. The contents of SEL4 will be used as the memory address. The contents of the memory location will be returned in SEL6.
11	Mode	These two bits define the KMV1A mode of operation.

Bit	Name	Function
12	Maint	0 – Application mode Allows the root firmware to execute a read or a write routine, depending on the content of bits 10, 13, and 15. 1 – Reserved 2 – Maintenance mode 2 Test routines in the root firmware are executed. 3 – Maintenance mode 1 The root firmware clears master clear (MCLR) and puts itself in a continuous loop. For normal operation, these bits will always be cleared on power-up or master clear to enable the application mode.
13	Write	This bit is used in application mode. When set, it requests the loading of the contents of SEL6 into the KMV1A at the address specified in SEL4.
14	MCLR (Master Clear)	When set, this bit requests power-up initialization to clear the hardware and restart the root firmware in the mode defined by the mode bits. The bit is cleared by the KMV1A on completion of initialization.
15	Run	When this bit is set after MCLR, in the application mode, program control is transferred from root firmware to the application firmware starting at the address contained in SEL4. When set together with MCLR, the self-test is executed, before starting the operation.

NOTE

When a HALT instruction is executed, program control will be transferred to the root firmware.

1.6 KMV1A – HOST INTERACTION

To define the direction of data transfer between the host and the KMV1A the terms 'IN' and 'OUT' are used throughout this manual:

'IN' applies to transfer from the host to the KMV1A

'OUT' applies to transfer from the KMV1A to the host.

The terms 'TRANSMIT' and 'RECEIVE' ('TX' and 'RX') are used in conjunction with data transmitted or to be transmitted on to the communications line or received from the communications line.



Figure 1-3 HOST – KMV1A Interaction

CHAPTER 2
INSTALLATION

2.1 SCOPE

This chapter provides all the information necessary for installing and testing the KMV1A. A checklist is included, which can be used to verify the installation process.

2.2 UNPACKING AND CHECKOUT

The KMV1A is packed according to commercial packing practices. When unpacking, remove all packing material and check the equipment against the shipping list (Appendix B contains a list of items shipped with each configuration). Examine all parts and carefully check the M7500 module for obvious signs of damage. Check the received components against the shipping list. Where necessary, report damage or shortages to the shipper and inform the DIGITAL representative.

The diagnostics for the KMV1A are released through the Software Distribution Center (SDC). The following options can be ordered separately by self-maintenance customers, according to the type of processor they have.

1. For the MicroPDP-11 family:
   - ZJ360-RZ diagnostic documentation kit
   - ZJ360-FR diagnostic fiche kit
   - ZJ360 diagnostic kit
2. For the MicroVAX family, the diagnostics are included in the MicroVAX MDM set of test programs.

2.3 INSTALLATION PHASES

Installation of the KMV1A should be done in four phases.

1. Phase I – Preinstallation

   Verify KMV1A requirements with respect to power and location within the system.

2. Phase II – M7500 installation

   Configure the M7500 module for the customer application. Install the M7500 module and verify its operation, using the appropriate diagnostics.

3. Phase III – Modem cable assembly installation

   Install the cable, lay the cable, and verify cable and module via the appropriate diagnostics.

4. Phase IV – KMV1A system testing

   Verify the complete KMV1A subsystem operation with the functional diagnostics and system exercise programs.

2.4 PREINSTALLATION CONSIDERATIONS

The preinstallation phase checks that the host system is capable of receiving the KMV1A option.

2.4.1 Mounting Space

The KMV1A needs one quad slot.

The Q-bus is connected to slots A and B.

The continuity of the BDMG and BIAK lines is made via the C and D connectors of the module.

NOTE

It is important that KMV1As are inserted in the Q-bus backplanes BEFORE any other device presenting a high DMA load, such as DEQNA, DMV11, and DISK controllers. The high priority of the KMVs on the Q-bus will not adversely affect DMA latency of other controllers.

2.4.2 Power Requirements

+5 V @ 2.6 A

+12 V @ 0.6 A

2.4.3 Modem Cable Assembly Requirements

The KMV1A is delivered as a field-installable option. It includes a cabinet cable kit. See Appendix B for the match of the delivered cabinet kit with your cabinet model.

2.5 M7500 INSTALLATION

2.5.1 Voltage Check

Before installing the M7500 module:

- Verify that the +5 V supply voltage at backplane pin AA2 is between +4.85 V and +5.15 V

- Verify that the + 12 V supply voltage at backplane pin AD2 is between + 11.64 V and + 12.36 V.

2.5.2 Switch Settings

Check that the switch settings and jumper configurations meet the system and customer requirements.

2.5.2.1 Address Switches –



Figure 2-1 Address Switch Register Mapping



Figure 2-2 Address Switch Setting Example: 760020_8

An "on" switch matches an asserted address bit.

The KMV1A address is to be assigned within the floating address space at rank 31. It occupies eight CSR addresses (for example, 760020_8).

NOTE

The term 'rank' denotes the position of the address in a table used by auto-configuration programs.

2.5.2.2 Vector Switches –



Figure 2-3 Vector Switch Register Mapping



Figure 2-4 Vector Switch Setting Example: 320

An "on" switch gives an asserted vector bit.

The KMV1A vector is to be assigned within the floating vector space at rank 54.

Switch 8 on E13 and switch 10 on E29 affect self-test operation in the following way.

Table 2-1 Self-Test Switch Configuration

E13 SW8	E29 SW10		Self-Test Operation
ON	ON	=	Self-test disabled
ON	OFF	=	Self-test enabled (start via CSR command or at power-up, for one pass)
OFF	OFF	=	Self-test manual start for continuous loop
OFF	ON	=	Extended self-test start for continuous loop

2.5.3 Jumper Configurations

1. Extended address jumpers

   Links W3, W4, and W7 to W10 are normally installed to allow extended addressing (BDAL 16 to 21). They should only be removed when the extended address lines (SPARE lines on older LSI configurations) are in contention with other signals.

2. BDMG and BIAK jumpers

   Links W11 and W13 are normally installed to provide BDMG and BIAK continuity in the C and D slots. They should only be removed when the corresponding backplane pins are used for other purposes.

3. Factory test jumpers

   Links W2 and W12 are only removed during factory module testing. They must be installed for normal KMV1A operation.

The other switches and jumpers depend on the modem interface characteristics, as shown in Figure 2-5 and associated notes.



Figure 2-5 RS-422-A Versus RS-423 (RS-232) on Switch Pack E85

The following notes refer to Figure 2-5.

- All other combinations of switches 1 to 8 on switch pack E85 are illegal.
- E85 switch 9 OFF isolates pin 29 of the connector assemblies (CCITT 107). It should normally be ON, and only OFF when a modem connects a different signal to this pin.
- E85 switch 10 OFF isolates pin 2 of the connector assemblies (CCITT 112). It should normally be ON, and only OFF when a modem connects a different signal to this pin.
- Jumper W15 forces modem signal CCITT 109 (Carrier Detect) permanently to the active (1) state. This link is normally not installed.
- Jumper W14 installed connects modem signal Terminal In Service to connector assemblies pin 28. This signal is not used by most modems, but is needed for loopback testing using the H3251 loopback connector. It should therefore only be removed in situations where its presence causes a problem with the modem.
- Jumpers W16 to W20 are reserved for future use. Their configuration must be as follows:

  W16 OUT

  W17 OUT

  W18 IN

  W19 IN

  W20 OUT

2.5.4 Standard Switch Setting And Jumper Configuration For KMV1A

Table 2-2 KMV1A Switch Register and Jumper Settings

E29	Switch	1	ON	Address = 776020
		2	OFF	
		3	OFF	
		4	OFF	
		5	OFF	
		6	OFF	
		7	OFF	
		8	OFF	
		9	OFF	

Table 2-2 KMV1A Switch Register and Jumper Settings (Cont.)

E13	Switch	1	ON	Vector = 320
		2	OFF	
		3	ON	
		4	ON	
		5	OFF	
		6	OFF	
		7		
E29	Switch	10	OFF	Self-test enabled
E13	Switch	8	ON	Runs for one pass at power-up or via CSR command
W3	IN			Extended address bits 16 to 21 connected to Q-bus
W4	IN			
W7	IN			
W8	IN			
W9	IN			
W10	IN			
W6	OUT			Not used
W11	IN			BDMG and BIAK continuity made in slots C and D
W13	IN			
W2	IN			DMA clock enabled
W12	IN			Microprocessor clock enabled

Table 2-3 KMV1A Additional Switch and Jumper Settings for RS-232-C and RS-423-A Versions

E85	Switch	1	OFF	RS-423-A/RS-232-C selected
		2	OFF	
		3	OFF	
		4	OFF	
		5	ON	
		6	ON	
		7	ON	
		8	ON	
		9	ON	CCITT 107, connected
		10	ON	CCITT 112, connected
W15	OUT		CCITT 109 (Carrier Detect) follows input	
W14	IN		Terminal In Service connected.	

Table 2-4 KMV1A Additional Switch and Jumper Settings for RS-422-A Versions

E85	Switch	1	ON	RS-422-A selected
		2	ON	
		3	ON	
		4	ON	
		5	OFF	
		6	OFF	
		7	OFF	
		8	OFF	
		9	ON	CCITT 107, connected
		10	ON	CCITT 112, connected
W15	OUT		CCITT 109 (Carrier Detect) follows input	
W14	IN		Terminal In Service connected.	

2.5.5 M7500 Insertion

CAUTION

Make sure that system power is off before inserting the M7500 module.

After checking the power supplies and configuring the M7500 module, insert the module in the selected Q-bus slot.

After inserting the module, power up and check that the supply voltages have stayed within acceptable limits.

Perform the following quick test on the module.

1. Deposit 0 into the base address.
2. Examine the base address; it should be 0.
3. Deposit 44000_8 into the base address.
4. Examine the base address; it should be 4000_8.

If the above test does not give the expected result, do not continue the installation. Either replace or repair the M7500 module.

2.6 MODEM CABLE ASSEMBLY INSTALLATION

At this step install the connector assemblies.

Refer to the following appendixes for the installation of the modem cable connector assembly.

Appendix C: RS-232-C interface

Appendix D: RS-422-A interface

Appendix E: RS-423-A interface

2.7 KMV1A SYSTEM TESTING

After completing the physical installation of the KMV1A, test it with the appropriate diagnostic programs, according to cabinet kit (see Section 2.2).

2.7.1 Diagnostics

2.7.1.1 MicroPDP-11 Family Diagnostics – The functional diagnostics VKMA and VKMB test the KMV1A in a standalone mode.

Make sure, before starting the diagnostics, that one of the following conditions applies.

- The H3251 or H325 cable test connector is fitted to the cinch connector at the cable assembly panel.
- The H3255 module test connector is fitted on the M7500 module.

Allow the diagnostic to run for at least five error-free passes.

If there are any errors, perform corrective maintenance (see Chapter 5).

The DEC-X11 system exerciser, CXKMD, tests the host, peripherals, and KMV1A in a worst-case environment similar to a user's operating system.

If there are any errors, perform corrective maintenance (see Chapter 5).

2.7.1.2 MicroVAX Family Diagnostics – Start the diagnostic included in the MDM package.

Enter the appropriate commands from the console or from the script text file to control the functional tests and exerciser.

2.7.2 Final Cable Connections

After the successful completion of diagnostic testing, remove all test connectors and install the modem or null modem cables as needed by the application.

Standard modem cables:

- RS-232-C BC22F-10 7.5 m (25 ft)
  Connects the modem to a 25-pin cinch connector on the cable assembly (Refer to Appendix C)
- RS-422-A BC55D-33 10 m (33 ft)
  Connects the modem to a 37-pin cinch connector on the cable assembly (Refer to Appendix D)
- RS-423-A BC55D-33 10 m (33 ft)
  Connects the modem to a 37-pin cinch connector on the cable assembly (Refer to Appendix E)

2.8 KMV1A INSTALLATION CHECK LIST

Phase I Preinstallation

1. Mounting space (2.4.1)
2. Power requirements (2.4.2)
3. Modem cable requirements (2.4.3)

Phase II M7500 Installation

1. Unpack, check for full shipment (2.2)
2. Backplane voltages (2.5.1)
3. Switches configured (2.5.2 and 2.5.4)
4. Jumpers configured (2.5.3 and 2.5.4)
5. M7500 installed (2.5.5)
6. Backplane voltages (2.5.1)
7. M7500 quick check (2.5.5)

Phase III Modem Cable Assembly Installation

1. Mounting space on cabinet frame available for the distribution panel (Appendix C/D/E)
2. Distribution panel configured (Appendix C/D/E)
3. Distribution panel installed (Appendix C/D/E)
4. BC08-S installed and connected (Appendix C/D/E)

Phase IV KMV1A System Testing

A. For the MicroPDP-11 family:

1. Test connectors fitted (2.7.1.1)
2. Functional diagnostics (2.7.1.1)
3. DECX-11 exerciser (2.7.1.1)
4. Test connectors removed, modem cables installed (2.7.2)

B. For the MicroVAX family:

1. Functional and exerciser tests (2.7.1.2)
2. Test connectors removed, modem cables installed (2.7.2)

CHAPTER 3
APPLICATION MODE

3.1 CSR DESCRIPTION

In application mode the KMV1A may use all the eight CSRs available to provide communication between the host and the application firmware of the KMV1A. The addressing of the CSRs is as follows;

For 18-bit addressing the address range is from 76xx00 to 76xx16.

For 22-bit addressing the address range is from 1776xx00 to 1776xx16.

They are also referred to as BSEL0 to BSEL17 for indicating individual bytes, and as SEL0 to SEL16 for indicating individual words.

However, only the low-order bytes of the first two CSRs will generate an interrupt in the front-end microprocessor when there are bit changes.

3.2 BSEL1 DEFINITIONS

The run bit, together with the master clear (MCLR) bit, determines whether the self-test is executed or not. If the MCLR bit is set with the run bit clear, then the application firmware is executed. If the MCLR bit is set together with the run bit, then the self-test is executed first.

The KMV1A will indicate that it is ready to accept application commands by clearing the MCLR bit. If the run bit is still set, it means that the self-test has failed.

The read, write, and run bits can then be used to load, unload, or start the application firmware. The error bit is used by the root firmware to indicate errors in the read, write, or run command parameters.

15	14	13	12	11	10	9	8
RUN	MCLR	WRITE	0	0	READ	0	ERROR

RD 972

Figure 3-1 BSEL1 Bit Layout in Application Mode

Table 3-1 BSEL1 Bit Definitions

Bit	Name	Function
8	Error	This bit will be set to 1 after a read, write, or run error (odd or nonexistent address).
9		This bit must be 0 in application mode.
10	Read	This bit should be set if data is to be read from the front-end RAM memory.
11	Mode	This bit must be 0 in application mode.
12	Maint	This bit must be 0 in application mode.
13	Write	This bit should be set if data is to be written to the front-end RAM memory.
14	MCLR (Master Clear)	When set, this bit requests power-up initialization to clear the hardware and restart the root firmware. The bit is cleared by the KMV1A on completion of initialization.
15	Run	When this bit is set together with the MCLR bit, the self-test will be executed. If an error occurs the run bit will stay set when the MCLR drops. When it is set without the MCLR bit, transfer to the application firmware transfer address will be performed.

3.3 LOADING AND STARTING APPLICATION FIRMWARE

Programming concept:

The following is a suggested sequence for loading the application firmware on MicroVAX II:

```
{...[ Initialize the KMV1A ]
{...[ Start up the Self-test]
{...[ check for completion without error]

{...WHILE [ There is a firmware location to transfer ] DO
{...        [Write the location content to the KMV1A RAM ]
{...        [Read the location content from the KMV1A RAM ]
{...        [Check there is no transfer error ]
{...ENDWHILE

{...[ Start up the application firmware ]
{...[ Check for transfer without error ]
```

Load and/or compare example:

```
;+
; load and start the KMV1A
;
; R0 = number of words to write
; R3 = CSR of the KMV
; R5 = RAM LOAD ADDRESS
;
; BUFF = buffer containing the instructions
; START= firmware start address
; S.LOAD = flag in STATUS to indicate load (1) or compare (0)
;
; MCLR = BSEL1 MASTER CLEAR
; RUN  = BSEL1 RUN
; READ = BSEL1 READ
; WRITE= BSEL1 WRITE
; ERROR= BSEL1 ERROR
;
; Note:
;
;    In an actual program the wait loops should be made to
;    guard against a system hang in the event of hardware
;    failure.  Self-test execution takes about 30 seconds.
;
      CLRB    1(R3)           ;MAKE SURE MASTER CLEAR IS
                              ;CLEARED
      MOVB    #MCLR,1(R3)     ;MASTER CLEAR KMV1A
; or
      MOVB    #MCLR RUN,1(R3) ;MASTER CLEAR KMV1A
                              ;AND START SELF-TEST
1$:   BITB    #MCLR,1(R3)     ;KMV1A ACK
      BNE     1$              ;WAIT
                              ;FOR POSSIBLE SELF-TEST:
      BITB    #RUN,1(R3)      ;RUN BIT CLEARED?
      BNE     25$             ;BRANCH FOR POSSIBLE ERROR

      MOV     #BUFF,R4        ;GET BUFFER ADDRESS
10$:  BIT     #S.LOAD,STATUS  ;IS IT A LOAD?
      BEQ     15$             ;BR IF COMPARE
      MOV     R5,4(R3)        ;LOAD ADDRESS IN SEL4
      MOV     (R4),6(R3)      ;LOAD DATA IN SEL6
      BISB    #WRITE,1(R3)    ;LOAD THE DATA
11$:  BITB    #WRITE,1(R3)    ;ACK?
      BNE     11$             ;WAIT
      BITB    #ERROR,1(R3)    ;ERROR?
      BNE     25$             ; QUIT

15$:  MOV     R5,4(R3)        ;LOAD ADDRESS IN SEL4
      BISB    #READ,1(R3)     ;READ THE DATA
```

```
16$:    BITB    #READ,1(R3)     ;ACK?
        BNE     16$             ;WAIT
        BITB    #ERROR,1(R3)    ;ERROR?
        BNE     25$             ; QUIT

        CMP     (R4),6(R3)      ;COMPARE DATA
        BNE     25$             ;ERROR
        ADD     #2,R4           ;NEXT BUFFER ADDRESS
        ADD     #2,R5           ;NEXT LOAD ADDRESS
        DEC     R0              ;UPDATE COUNTER
        BNE     10$             ; NEXT...

        MOV     #START,4(R3)    ;SET START ADDRESS OF FIRMWARE
        MOVB    #RUN,1(R3)      ;START IT

17$:    BITB    #RUN,1(R3)      ;ACK?
        BNE     17$             ;WAIT
        BITB    #ERROR,1(R3)    ;ERROR?
        BNE     25$             ; QUIT

        CCC                     ;SUCCESS
        BR      30$             ; DONE

25$:    SEC                     ;ERROR
30$:    RETURN
```

CHAPTER 4
APPLICATION FIRMWARE DEVELOPMENT

4.1 KMV1A I/O PROGRAMMING

Five functional elements of the KMV1A make up the I/O section. These elements provide the communications path between the host and the line(s). The line end is made up of the PUSART (Programmable USART) integrated circuit, modem control and monitor registers, and the line clock generators used for null modem connections and maintenance purposes. The host interface is made up of the CSR or SEL registers and DMA registers. In addition, miscellaneous logic is provided to generate Q-bus DC OK assertion, as well as a real-time clock to implement communication protocol timer functions.

The information contained in the following sections should enable the application firmware programmer to design efficient HDLC or SDLC front-end firmware.

The architecture of the KMV11 is primarily designed for dual line operation. The KMV1A version however provides only line transmitters and receivers for one line.

4.1.1 Front-end Processor Address Space

The DCT11 microprocessor address space is divided into three sections: a read-write memory section of 16K words, a read-only memory section of 4K words, and a I/O address space of 12K words.



Figure 4-1 KMV1A Memory Map

NOTE

Addresses are given in octal notation in this chapter.

4.1.2 I/O Register Assignment

Within the I/O register space (from 100 000 to 160 000) are the locations of the device registers for the five functional components. Each component has a sub-address space of 10 000 bytes.

The functional component sub-address spaces are:

- CSR and DMA registers (100 000 to 107 777)
- Line controller IC (integrated circuit) (110 000 to 117 777)
- Clock IC (120 000 to 127 777)
- Peripheral port IC (130 000 to 137 777)
- Q-bus control (140 000 to 147 777)

Address Range	Destination	Address	Registers	
100 000	CSR RAM	100 000	CSR 0	R/W
107 777		100 002	CSR 2	R/W
		100 004	CSR 4	R/W
		100 006	CSR 6	R/W
		100 010	CSR 10	R/W
		100 012	CSR 12	R/W
		100 014	CSR 14	R/W
		100 016	CSR 16	R/W
		100 020	DMA DATA IN	R/W
		100 022	DMA DATA OUT	R/W
		100 024	DMA ADDRESS IN	R/W
		100 026	DMA ADDRESS OUT	R/W
		100 030	root FW SCRATCH	R/W
		100 032	root FW SCRATCH	R/W
		100 034	EXTENDED ADDR IN	R/W
		100 036	EXTENDED ADDR OUT	R/W
110 000	PUSART	110 000	CHA RX BUF	RO
117 777		110 002	CHA TX BUF	WO
		110 004	CHA STATUS	RO
	(only low	110 006	CHA COMMAND	WO
	bytes are	110 010	CHB RX BUF	RO
	used)	110 012	CHB TX BUF	WO

Address Range	Destination	Address	Registers	
		110 014	CHB STATUS	RO
		110 016	CHB COMMAND	WO
120 000	8254 TIMER	120 000	LINE CLOCK 1 RD	RO
127 777		120 002	LINE CLOCK 1 WR	WO
		120 004	LINE CLOCK 2 RD	RO
	(only low	120 006	LINE CLOCK 2 WR	WO
	bytes are	120 010	RT CLOCK RD	RO
	used)	120 012	RT CLOCK WR	WO
		120 014	not used	--
		120 016	CLOCK CONTROL WR	WO
130 000	8255 I/O	130 000	A PORT READ	RO
137 777		130 002	not used	--
		130 004	not used	--
	(only low	130 006	C PORT WRITE	WO
	bytes are	130 010	not used	--
	used)	130 012	B PORT WRITE	WO
		130 014	not used	--
		130 016	8255 CONTROL WR	WO

Address Range	Destination	Address	Registers
140 000	Q-bus	140 000	QIRQ, QDCOK
147 777	Control		WO
150 000		RESERVED	
157 777			

RO = Read-Only register

WO = Write-Only register

R/W = Read and write register

NOTE

Only MOV or MOVB instructions may be used to operate on RO and WO registers. Instructions which first read, then perform changes in internal processor registers and write the results back like INC, BICB, BISB, ADC and so on may only be used with R/W registers.

4.1.3 Front-end Processor Interrupt System

The DCT11 microprocessor uses a four level interrupt system with eight hard-wired vectors. For a detailed explanation of the levelled and vectored interrupts of the DCT11 microprocessor, please refer to the DCT11 microprocessor User's Guide, Chapters 1 to 5.

Vector assignments and priorities are as follows:

Requesting Device	Priority	Vector
RX data channel A	7	140
RX data channel B	7	150 (must not be enabled)
TX data channel A	6	100
TX Data channel B	6	110 (must not be enabled)
PUSART special cond.	5	120
Timer	5	130
CSR 0 transaction	4	60
CSR 2 transaction	4	70

NOTE

These interrupts are not self-clearing. A request is active as long as the interrupting condition has not been serviced.

To acknowledge the interrupts, the following actions have to be taken for each of the listed interrupt conditions:

RX DATA channel A Vector 140	Read channel A receive buffer
RX DATA channel B Vector 150	Read channel B (not used) receive buffer
TX DATA channel A Vector 100	Load channel A transmit buffer
TX DATA channel B Vector 110	Load channel B (not used) transmit buffer
PUSART special conditions Vector 120	Issue Reset External/Status Interrupts command Refer to Section 4.3, Line Controller Interface
Timer Vector 130	Disable RTC, enable RTC for next timer interrupt (Port C bit D0)
CSR 0 transaction Vector 60	Disable CSR 0 interrupt, enable CSR 0 interrupt for next CSR 0 transaction. (Port C bit D6)
CSR 2 transaction Vector 70	Disable CSR 2 interrupt, enable CSR 2 interrupt for next CSR 2 transaction. (Port C bit D7)

4.2 CSR AND DMA INTERFACE

4.2.1 CSR And DMA Address Register Description

Addresses 100 000 through 100 016 are implemented within the 'CSR RAM'. These sixteen words are referred to as CSR or SEL registers, accessible by the host to implement data ports for command and response transactions. Bits may be assigned according to the desired host to front-end interaction, except as stated below:

- BSEL1 (address 100 001) is used by the root firmware and should not be reassigned.

The use of BSEL0 and/or BSEL2 is recommended for implementation of a handshake protocol between host and front-end. This is because a write access from the host to either BSEL0 or BSEL2 may generate a vectored interrupt in the front-end processor, if this feature has been enabled. (See description in Appendix A of the KMV1A Technical Manual).

Address 100 020 is the DMA DATA IN register. Data requested via DMA from the host's memory may be read in this register.

Address 100 022 is the DMA DATA OUT register. Data to be transferred via DMA into the host memory will be written into this register.

Address 100 024 is the DMA ADDRESS IN register. The contents of this location specify the sixteen low-order bits of the host memory address used for a DMA IN transfer.

Address 100 026 is the DMA ADDRESS OUT register. The contents of this location specify the sixteen low-order bits of the host memory address used for a DMA OUT transfer.

Addresses 100 030 and 100 032 are reserved locations for use by the root firmware.

Address 100 034 is the EXTENDED ADDRESS IN register. The contents of its low byte specify the six high-order bits of the host memory address used for a DMA IN transfer. The DMA itself is initiated by the action of writing to this location.

Address 100 036 is the EXTENDED ADDRESS OUT register. The contents of its low byte specify the six high-order bits of the host memory address used for a DMA OUT transfer. The DMA itself is initiated by the action of writing to this location.

Register Bit Low Byte	XADDR Bit
0	16
1	17
2	18
3	19
4	20
5	21

4.2.2 CSR And DMA Programming

Interface to the Q-bus host is made up of two main functional elements:

- CSR Interface
- DMA Interface

The CSR Interface is made up of eight 16-bit registers, addressable from 100 000 to 100 016 by the DCT11 microprocessor. This dual port memory can be accessed by the host at address 76XX00 through 76XX16. XX is defined by on-board DIP switch settings. Bit 14 of SEL0 when set by the host generates an unmaskable HALT interrupt, which restarts the root firmware.

Except for the above stated functions, all the other register bits may be defined to set up any desired host to front-end interaction. Use of the low bytes of SEL0 and/or SEL2 is recommended for handshaking protocol, as a write by the host to the low bytes of these registers will generate an interrupt in the front-end processor at vector 60 and vector 70 in that order. To enable these interrupts, the priority of the processor must be lower than level 4, and individual CSR interrupt enable bits must be set.

- CSR0 interrupt enable : Port C bit D6 = 1
- CSR2 interrupt enable : Port C bit D7 = 1

To acknowledge these interrupts, the enable bits must be cleared and may then again be set for a new cycle.

All CSR registers are read and write accessible.

The DMA Interface is divided in two unidirectional channels :

- The OUT DMA channel – front-end to host
- The IN DMA channel – host to front-end

The channels allow a one word transfer per transaction to and from the DMA registers from and to the host memory.

The sequences indicated below must be followed even when only 16-bit addressing is needed, as DMA hardware is only triggered by the action of a write into the extended address registers.

NOTE

Byte transfers in DMA mode are not available.

If the DMA cycle does not complete within the time defined by the Q-bus timing specifications, bit D7 in Port A of the peripheral IC is set when a timeout occurs.

In order to allow the KMV1A to address other devices in the I/O page, bit D3 in Port B can be set to allow access to the I/O page.

In order to allow the DMA registers to be loaded without an DMA cycle taking place, bit D5 in Port B must be clear. This bit should be set when DMA cycles have to take place.

4.2.2.1 Programming Sequence For DMA OUT – First transfer :

```
        MOV   #40,@#130012     ; ENABLE DMA TRANSFER
        MOV   DATA,@#100022    ; DATA TO DMA OUT REGISTER
        MOV   ADDR,@#100026    ; LOAD ADDRESS
        MOVB  XDDR,@#100036    ; LOAD EXTENDED ADDRESS
                               ; AND INITIATE DMA
        TSTB  @#130000         ; CHECK FOR TIMEOUT
        BMI   "TIMEOUT ERROR"
        DEC   "WORD COUNT"     ; SUBTRACT ONE FROM WORD COUNT
```

Subsequent transfers :

```
LOOP:   MOV   DATA,@#100022    ; DATA TO DMA OUT REGISTER
        ADD   #2,@#100026      ; UPDATE ADDRESS
        ADC   @#100036         ; UPDATE EXTENDED ADDRESS
                               ; AND INITIATE DMA
        TSTB  @#130000         ; CHECK FOR TIMEOUT
        BMI   "TIMEOUT ERROR"
        DEC   "WORD COUNT"     ; SUBTRACT ONE FROM WORD COUNT
        BNE   LOOP             ; LOOP UNTIL ALL WORDS
                               ; TRANSFERRED
```

4.2.2.2 Programming Sequence For DMA IN – First transfer :

```
        MOV   #40,@#130012     ; ENABLE DMA TRANSFER
        MOV   ADDR,@#100024    ; LOAD ADDRESS
        MOVB  XDDR,@#100034    ; LOAD EXTENDED ADDRESS
                               ; AND INITIATE DMA
        TSTB  @#130000         ; CHECK FOR TIMEOUT
        BMI   "TIMEOUT ERROR"
        DEC   "WORD COUNT"     ; DECREMENT WORD COUNT
        MOV   @#100020,DATA    ; READ DATA

LOOP:   ADD   #2,@#100024      ; UPDATE ADDRESS
        ADC   @#100034         ; UPDATE EXTENDED ADDRESS
                               ; AND INITIATE DMA
        TSTB  @#130000         ; CHECK FOR TIMEOUT
        BMI   "TIMEOUT ERROR"
        MOV   @#100020,DATA    ; READ DATA
        DEC   "WORD COUNT"     ; LOOP UNTIL ALL WORDS
        BNE   LOOP             ; TRANSFERRED
```

NOTE

Addresses are given in octal notation in this manual. The above examples assume that other instructions are executed between two DMA transfers. An average of 14 instructions should be executed between any two DMA Q-bus transactions in order to guarantee a correct KMV1A memory refresh.

This is important in systems incorporating eight or more KMVs or other DMA devices.

4.3 LINE CONTROLLER INTERFACE

The line controller is the NEC μPD 7201 PUSART or equivalent IC. The following protocols may be implemented :

- Asynchronous
- Character synchronous (monosync, bisync)
- Bit synchronous (SDLC, HDLC)

Error checking features :

- Parity (odd, even)
- CRC-16
- CRC-CCITT
- Break/abort detection
- Framing error detection

The Line Controller PUSART device cannot function until it is completely programmed to the required configuration. This programming is done by writing appropriate bit patterns into the PUSART device's control registers. The PUSART contains eight such control registers for each of its two channels. Initial access is to the first of these registers only : control register 0. Access to the other seven registers is through this control register 0, for each channel.

When the PUSART has been programmed, its function and operation can be checked and monitored by the examination of its status registers for each of the two channels. Access to all three of these registers is through the appropriate channel's control register 0.

Figures 4-2 through 4-10 show the summarized functions of the eight control registers, and Figures 4-11 through 4-13 show the summarized functions of the three status registers.



Figure 4-2 Control Register 0, Bit Functions



Figure 4-3 Control Register 1, Bit Functions



Figure 4-4 Control Register 2 (Channel A), Bit Functions



Figure 4-5 Control Register 2 (Channel B), Bit Functions



Figure 4-6 Control Register 3, Bit Functions



Figure 4-7 Control Register 4, Bit Functions



Figure 4-8 Control Register 5, Bit Functions



Figure 4-9 Control Register 6, Bit Functions



Figure 4-10 Control Register 7, Bit Functions



Figure 4-11 Status Register 0, Bit Functions



Figure 4-12 Status Register 1, Bit Functions



NOTES: ① USED WITH SPECIAL RECEIVE CONDITION MODE.
② VARIABLE IF 'STATUS AFFECTS VECTOR' IS PROGRAMMED.

Figure 4-13 Status Register 2, Bit Functions

4.3.1 Line Controller Register Description

Access to the PUSART is provided by the following data or control bytes:

4.3.1.1 Channel A Receive Buffer (Address 110 000) – This read-only register contains the character received and assembled from the serial line, right justified, with the least significant received bit first. The PUSART has an internal four byte FIFO (First In - First Out) buffer for data and corresponding status.

4.3.1.2 Channel A Transmit Buffer (Address 110 002) – The character to be transmitted is loaded into this write-only register, right justified, with the least significant transmitted bit first.

4.3.1.3 Channel B Receive Buffer (Address 110 010) – This read-only register is the same as the channel A receive buffer, but is not used by the KMV1A.

4.3.1.4 Channel B Transmit Buffer (Address 110 012) – This write-only register is the same as the channel A transmit buffer, but is not used by the KMV1A.

4.3.1.5 Channel A Command Registers (Address 110 006) – The seven write-only command registers per channel are accessed through this address. It is also used to load the address pointer for the two read-only status registers.

All control and status registers except Control Register 2 (CR2) are separately maintained for each channel. CR2 is linked with the overall operation of the PUSART and contains different meanings when addressed through different channels.

When initializing the PUSART, CR2A (and CR2B if wanted) should be programmed first to set up the PUSART processor/bus interface mode. Each channel to be used may then be programmed separately, beginning with Control Register 4 to set the protocol mode for that channel. The rest of the registers may then be programmed in any order.

4.3.1.5.1 Control Register 0 – The layout of this register is shown in Figure 4-14, and it is described in Table 4-1.



Figure 4-14 Control Register 0 Layout

Table 4-1 Control Register 0 Description

Bit	Name	Description
D 2-0	Register Pointer	The register pointer specifies which register number is accessed at the next control register write or status register read. After a hardware or software reset, the register pointer is cleared to 0. Therefore, the first control byte goes to control register 0. When the register pointer is set to a value other than 0, the next control or status (C/D = 1) access is to the specified register, after which the pointer is cleared to 0. Other commands may be combined in control register 0 together with the setting the register pointer.
D 5-3	Command	Commands normally used during the operation of the PUSART are grouped in control register 0.
They are:		
<000>	Null	This command has no effect and is used when it is needed to set only the register pointer or issue a CRC command.
<001>	Send Abort	When operating in HDLC mode, this command causes the PUSART to transmit the HDLC abort code, issuing eight to thirteen consecutive ones. Any data currently in the transmitter or the transmitter buffer is destroyed. After sending the abort, the transmitter returns to the idle phase (flags).
<010>	Reset External/ Status Interrupts	When the External/Status Change flag is set, the condition bits D3-D7 of status register 0 are latched to allow the detection of short pulses that may occur. The Reset External/Status Interrupts command clears a pending interrupt and again enables the latches so that new interrupts may be sensed.
<011>	Channel Reset	A Channel Reset command to channel A clears the internal interrupt prioritization logic. This does not occur when a Channel Reset command is issued to channel B. All control registers associated with the channel to be cleared must be initialized again.
<100>	Enable Interrupt on Next Character	When operating the PUSART in Interrupt on First Received Character mode, this command may be issued at any time (normally at the end of a block or frame), to again enable the interrupt logic for the next received character.

Table 4-1 Control Register 0 Description (Cont.)

Bit	Name	Description
<101>	Reset Pending Xmitter Buffer Interrupt or DMA Request	A pending Transmitter Buffer Becoming Empty interrupt or DMA request may be cleared without sending another character by issuing this command (normally at the end of a block or frame). A new Transmitter Buffer becoming Empty interrupt or DMA request is not made until another character has been loaded and transferred to the transmitter shift register. This is also the case when, if operating in synchronous or HDLC mode, the CRC character has been completely sent and the first sync or flag character has been loaded into the transmitter shift register.
<110>	Error Reset	This command clears a Special Receive Condition interrupt. It also again enables the Parity and Overrun Error latches which allow the testing for these errors at the end of a block or frame.
<111>	End of Interrupt	Once an interrupt request has been issued by the PUSART, all lower priority internal and external interrupts in the daisy chain are held off to permit the current interrupt to be serviced while allowing higher priority interrupts to occur. At some point in the interrupt service routine (normally at the end), it will be necessary to issue the End of Interrupt command to channel A. This again enables the daisy chain and allow any pending lower priority internal interrupt requests to occur.
D 7-6	CRC Control Commands	These commands control the operation of the CRC generator/checker logic.
<00>	Null	This command has no effect and is used when issuing other commands or setting the register pointer.
<01>	Reset Receiver CRC Checker	This command clears the CRC checker to 0 when the channel is in a synchronous mode and sets it to all ones when in HDLC mode.
<10>	Reset Transmitter CRC Checker	This command clears the CRC generator to 0 when the channel is in a synchronous mode and sets it to all ones when in HDLC mode.

Table 4-1 Control Register 0 Description (Cont.)

Bit	Name	Description
<11>	Reset Idle/CRC Latch	This command clears the Idle/CRC Latch so that when a transmitter underrun condition occurs (that is, the transmitter has no more characters to send), the transmitter enters the CRC Phase of operation and starts to send the 16-bit CRC character computed up to that point. The latch is then set so that if the underrun condition continues, idle characters are sent following the CRC. After a hardware or software Reset, the latch is in the set state.

4.3.1.5.2 Control Register 1 – The layout of this register is shown in Figure 4-15, and it is described in Table 4-2.



Figure 4-15 Control Register 1 Layout

Table 4-2 Control Register 1 Description

Bit	Name	Description
D 0	External/Status Interrupt Enable	When this bit is set to 1, the PUSART issues an interrupt when any of the following occur: • Transition of 109 input • Transition of 106 input • Entering or leaving synchronous Hunt Phase (break detection or termination in async mode) • HDLC abort detection or termination Idle/CRC Latch becoming set (CRC being sent)

Table 4-2 Control Register 1 Description (Cont.)

Bit	Name	Description
D 1	Xmitter Interrupt Enable	When this bit is set to 1, the PUSART issues an interrupt when: • The character currently in the transmitter buffer is transferred to the shift register (Transmitter Buffer Becoming Empty) or, • The transmitter enters Idle Phase and starts transmitting sync or flag characters.
D 2	Status Affects Vector	When this bit is cleared to zero, the fixed vector programmed into CR2(B) during PUSART initialization, is returned in the interrupt acknowledge sequence. When this bit is set to 1, the vector is modified to indicate the condition that caused the interrupt.
D 4-3	Receiver Interrupt Mode	This field controls how the Interrupt or DMA logic of the PUSART handles the Character Received condition.
<00>		Disable Character Mode. The PUSART does not issue an interrupt nor a DMA request when a character has been received.
<01>		Interrupt on First Character Only (and issue a DMA request). In this mode, the PUSART issues an interrupt only for the first character received after an Enable Interrupt on First Character Command (CR0) has been given. If the channel is in DMA mode, a DMA request is issued for each character received including the first. This mode is normally used with the PUSART in DMA or Block Transfer mode to tell the processor that the beginning of an incoming block or frame has been received. Note that there is no actual DMA hardware in the KMV1A, but the facility is used to simplify the firmware and the operation.
<10>		Interrupt (and issue a DMA Request) On Every Received Character – Parity Error is a Special Receive Condition. In this mode, an interrupt (and DMA request if DMA mode is selected) is issued when there is a character present in the receiver buffer. A parity error is considered a special receive condition. Note that there is no actual DMA hardware in the KMV1A, but the facility is used to simplify the firmware and the operation.

Table 4-2 Control Register 1 Description (Cont.)

Bit	Name	Description
<11>		Interrupt (and issue a DMA Request) On Every Received Character – Parity Error is Not a Special Receive Condition. This mode is the same as above except that a parity error is not considered a Special Receive Condition. The following are considered Special Receive Conditions and, when Status Affects Vector is enabled, cause an interrupt vector different from that caused by a Received Character Available condition: ● Receiver Overrun Error ● Asynchronous Framing Error ● Parity Error (if specified) ● HDLC End of Message (final flag received)

4.3.1.5.3 Control Register 2 (Channel A) – The layout of this register is shown in Figure 4-16, and it is described in Table 4-3.



Figure 4-16 Control Register 2 (A) Layout

Table 4-3 Control Register 2 (A) Description

Bit	Name	Description
D 1-0	DMA Mode Select	Setting this field controls whether channels A and B are used in DMA mode (that is, data transfers are performed by a DMA controller) or in non-DMA mode where transfers are performed by the processor in either Polled, Interrupt, or Block Transfer modes. **D 1-0 MODE** <00> channel A: non DMA, channel B: non DMA <01> channel A: DMA, channel B: non DMA (Recommended for KMV1A) <10> channel A: DMA, channel B: DMA <11> Illegal

Table 4-3 Control Register 2 (A) Description (Cont.)

Bit	Name	Description
D 2	Priority	This bit allows the selection of the relative priorities of the different interrupt and DMA conditions according to the application. D2 = 0 Priority 1 = channel A RxA > TxA > RxB > TxB > External D2 = 1 Priority 1 = Receive channel A or B RxA > RxB > TxA > TxB > External
D 5-3	Interrupt Vector Mode	This field determines how the PUSART will respond to an interrupt acknowledge sequence from the processor. As there is no provision for hardware vectoring, D5 should always be programmed to 0. (See also Figure 4-4). The value programmed into D4 will determine which three bits will become affected when the interrupt vector is read back: 0 to 2 or 2 to 4. (Refer also to Section 4.3.1.8 and to Figure 4-27.) It is recommended that D3 of this field should be always programmed to 0. This bit provides a facility not supported in the KMV1A. Programming both D3 and D4 to 1 is illegal.

4.3.1.5.4 Control Register 3 – The layout of this register is shown in Figure 4-17, and it is described in Table 4-4.



Figure 4-17 Control Register 3 Layout

Table 4-4 Control Register 3 Description

Bit	Name	Description
D 0	Receiver Enable	After the channel has been completely initialized, setting this bit to 1 allows the receiver to start operation. This bit may be cleared at any time to disable the receiver.

Table 4-4 Control Register 3 Description (Cont.)

Bit	Name	Description
D 1	Sync Character Load Inhibit	In synchronous mode, this bit inhibits the transfer of sync characters to the receiver buffer, so performing a 'sync stripping' operation. The Load Inhibit does not exclude sync characters embedded in the block or frame from the CRC computation. Therefore this feature may only be used to strip leading sync characters at the beginning of a block or frame. Synchronous protocols using other types of block checking, such as checksum or LRC, are allowed to strip embedded sync characters with this bit.
D 2	Address Search Mode	In HDLC Mode, setting this bit places the PUSART in Address Search mode. Character assembly does not start until the 8-bit character (secondary address field) following the starting flag of a message matches either the address programmed into CR6 or the global address 377_8.
D 3	Receiver CRC Enable	This bit enables or disables (1 = enable) the CRC checker, in order to control the exclusion of individual characters from the total CRC computation. The PUSART features a one character delay between the receiver shift register and the CRC checker. Enabling or disabling takes effect with the last character transferred from the shift register to the receiver buffer. Therefore, one full character time is available in which to read the character and determine whether it should be included in the CRC computation.
D 4	Enter Hunt Phase	The PUSART receiver automatically enters Sync Hunt Phase after a Reset. Sometimes it is necessary to enter this phase again such as when synchronization has been lost or, in HDLC mode, to ignore the current incoming frame. Writing a 1 into this bit at any time after initialization causes the PUSART to again enter Sync Hunt Phase.
D 5	Auto Enables	Setting this bit to 1 causes the CCITT 109* and CCITT 106* inputs to perform as enable inputs to the receiver and transmitter, in that order. This feature is not supported on the KMV1A.
D 6-7	Number of Received Bits per Character	This field specifies the number of data bits assembled to make each character. This value may be changed on the fly while a character is being assembled, and, if the change is made before the new number of bits has been reached, it affects that character. Otherwise the new specifications take effect on the next character received.

D6	D7	Bits/character
<00>		5
<01>		6
<10>		7
<11>		8

*Refer to Table 4-12 for equivalent EIA signals.

4.3.1.5.5 Control Register 4 – The layout of this register is shown in Figure 4-18, and it is described in Table 4-5.



Figure 4-18 Control Register 4 Layout

Table 4-5 Control Register 4 Description

Bit	Name	Description
D 0	Parity Enable	Setting this bit to 1 adds an extra data bit containing parity information to each transmitted character. Each received character is expected to contain this extra bit and the receiver parity checker is enabled.
D 1	Parity Even/Odd	Programming this bit to 0 when parity is enabled causes the transmitted parity bit to take on the value needed for odd parity. The received character is checked for odd parity. On the other hand, a 1 in this bit indicates even parity generation and checking.
D 3-2	Number of Stop Bits/Sync Mode	This field specifies whether the channel is used in synchronous (or HDLC) mode or in asynchronous mode. In asynchronous mode, this field also specifies the number of bit times used as the stop bit length by the transmitter. The receiver always checks for one stop bit. **D3 D2 MODE** <00> Synchronous modes <01> Asynch 1 bit time (1 stop bit) <10> Asynch 1.5 bit time (1.5 stop bits) <11> Asynch 2 bit times (2 stop bits)

Table 4-5 Control Register 4 Description (Cont.)

Bit	Name	Description
D 5-4	Sync Mode	When the Stop Bits/Sync Mode field is programmed for synchronous modes (D2 and D3 both clear), this field specifies the synchronous format to be used. In asynchronous mode, this field is ignored. The synchronous modes are: **D5 D4 MODE** <00> 8-bit internal sync character (monosync) <01> 16-bit internal sync character (bisync) <10> HDLC <11> Illegal
D 7-6	Clock Rate	The field specifies the relationship between the transmitter and receiver clock inputs (TxC, RxC) and the actual data rate at TxD and RxD. When operating in a synchronous mode, a 1x clock rate must be specified. In asynchronous modes, any of the rates may be specified; however, with a 1x clock rate the receiver cannot determine the center of the start bit. In this mode, external synchronization of the sampling (rising) edge of RxC with the data is needed. **D7 D6 CLOCK RATE** <00> Clock rate = 1x Data rate <01> Clock rate = 16x Data rate <10> Clock rate = 32x Data rate <11> Clock rate = 64x Data rate

4.3.1.5.6 Control Register 5 – The layout of this register is shown in Figure 4-19, and it is described in Table 4-6.



Figure 4-19 Control Register 5 Layout

Table 4-6 Control Register 5 Description

Bit	Name	Description
D 0	Transmitter CRC Enable	The CRC computation is enabled when this bit is programmed to a 1, and it is disabled when the bit is programmed to 0. The enable or disable does not take effect until the next character is transferred from the transmitter (Xmitter) buffer to the shift register. This makes it possible to include or exclude specific characters from the CRC computation. By setting or clearing this bit immediately before loading the next character, the next character and following characters, are either included or excluded from the computation. If this bit is 0 when the transmitter becomes empty, the PUSART goes to the Idle Phase without regard to the state of the Idle/CRC latch.
D 1	CCITT 105	In synchronous and HDLC modes, setting this bit to 1 causes the CCITT 105* signal to go to the active (MARK) state, and clearing it to 0 causes it to go inactive (SPACE). In asynchronous mode, clearing this bit to 0 does not cause CCITT 105 to go inactive until the transmitter is completely empty. This feature makes it easier to program the PUSART for use with asynchronous modems.
D 2	CRC Polynomial Select	This bit selects the polynomial used by the transmitter and receiver for CRC generation and checking. When set, it selects the CRC-16 polynomial ($x^{16} + x^{15} + x^2 + 1$). When clear, it selects the CRC CCITT Polynomial ($x^{16} + x^{12} + x^5 + 1$). In HDLC mode, it is necessary to select CRC CCITT. Either polynomial may be used in other synchronous modes.
D 3	Xmitter Enable	After a Reset, the transmitted data output (TxD) is held high (marking) and the transmitter is disabled until this bit is set. In asynchronous mode, TxD stays high until data is loaded for transmission. When the transmitter is disabled in asynchronous mode, any character currently being sent is completed before TxD returns to the marking state. In synchronous and HDLC modes, the PUSART automatically enters Idle Phase and sends the programmed sync or flag characters. If the transmitter is disabled during the Data Phase in synchronous mode, the current character is sent, then TxD goes high (marking).

*Refer to Table 4-12 for equivalent EIA signals.

Table 4-6 Control Register 5 Description (Cont.)

Bit	Name	Description
		In HDLC mode, the current character is sent, but the marking line following is zero-inserted. That is, the line goes to spacing for one bit time out of every five. The transmitter should never be disabled during the HDLC Data Phase unless a Reset is to follow immediately. In either event, any character in the buffer register is held. Disabling the transmitter during the CRC phase causes the rest of the CRC character to be bit-substituted with sync (or flag). The total number of bits transmitted is correct and TxD goes marking after they are sent. If the transmitter is disabled during the Idle Phase, the remainder of the sync (flag) character is sent, then TxD goes marking.
D 4	Send Break	Setting this bit to 1 immediately forces the transmitter output (TxD) to spacing. This function overrides the normal transmitter output and destroys any data being transmitted although the transmitter stays in operation. Clearing this bit releases the transmitter output.
D 6-5	Xmitted Bits per Character	This field controls the number of data bits transmitted in each character. The number of bits per character may be changed by writing this field immediately before loading the first character to use the new specification. **D6 D5 BIT per CHARACTER** <00> 5 or less (see below) <01> 7 <10> 6 <11> 8 Normally each character is sent to the PUSART right-justified and the bits which are not used are ignored. However, when sending five or less bits the data should be formatted as shown below to inform the PUSART of the correct number of bits to be sent.

D7	D6	D5	D4	D3	D2	D1	D0	Number of bits
1	1	1	1	0	0	0	D0	1
1	1	1	0	0	0	D1	D0	2
1	1	0	0	0	D2	D1	D0	3
1	0	0	0	D3	D2	D1	D0	4
0	0	0	D4	D3	D2	D1	D0	5

4.3.1.5.7 Control Register 6 – The layout of this register is shown in Figure 4-20, and it is described below.



Figure 4-20 Control Register 6 Layout

Sync Byte 1 is used in the following modes :

Monosync:

8-bit sync character transmitted during the Idle Phase

Bisync:

The least significant (first) eight bits of the 16-bit transmit-and-receive sync character

HDLC:

The secondary address value is matched to secondary address field of the HDLC frame when the PUSART is in Address Search Mode

4.3.1.5.8 Control Register 7 – The layout of this register is shown in Figure 4-21, and it is described below.



Figure 4-21 Control Register 7 Layout

Sync Byte 2 is used in the following modes :

Monosync:

8-bit sync character by the Receiver

Bisync:

Most significant (second) eight bits of the 16-bit transmit and receive sync characters

HDLC:

Must be programmed with the flag character (01111110) into Control Register 7 for flag matching by the PUSART receiver.

4.3.1.6 Channel B Command Register – Address 110 016 write-only register - channel B Command Register. The seven control register bytes of channel B are accessed through this register. It is also used for the address pointer to Status Register 0,1,2.

In the KMV1A single channel, both channel A control register 2, and channel B control register 2, must be programmed. Control register 2 (B) defines the interrupt vector. One additional control register is provided. It is control register 1 (B), which affects CCITT 125 and 107 signals. Access to these two channel B registers is through channel B control register 0, which has only limited functions. Figure 4-22 shows the layout of control registers for KMV1A.



Figure 4-22 Control Registers in the KMV1A

4.3.1.6.1 Control Register 0 – This register is similar to that of channel A but with the following exceptions:

- Bits D6 and D7 have no meaning

- Only three commands are valid:

  000> NULL for loading register pointer

  010> CHANNEL RESET

  011> RESET EXTERNAL/STATUS INTERRUPTS

4.3.1.6.2 Control Register 1 – Only bits D0 and D2 are valid in this register. The external/status signals affected by this register are CCITT 125* and CCITT 107*. See also 4.3.1.8.1for associated status.

4.3.1.6.3 Control Register 2 (Channel B) – The contents of this register are modified if Status Affects Vector is enabled. The value of CR2(B) may be read at any time. This feature is most useful in determining the cause of an interrupt when the PUSART is used in non-vectored interrupt mode.



Figure 4-23 Control Register 2(B) Layout

NOTE

Modem lines controlled and monitored through the PUSART integrated circuit are inverted.

4.3.1.7 Channel A Status Registers – These read-only registers start at address 110 004. They contain contain transmitter, receiver and modem status information.

In fact, two internal registers may be read through this address. The address of the register is selected with the channel A command register.

4.3.1.7.1 Status Register 0 – The layout of this register is shown in Figure 4-24 and it is described in Table 4-7.



Figure 4-24 Status Register 0(A) Layout

*Refer to Table 4-12 for equivalent EIA signals.

Table 4-7 Status Register 0 Description

Bit	Name	Description
D 0	Received Character Available	When this bit is set it indicates that one or more characters are available in the receiver buffer for the processor to read. Once all of the available characters have been read, the PUSART clears this bit until a new character is received.
D 1 (A only)	Interrupt Pending	The IP (Interrupt Pending) bit is used with the interrupt vector register SR2(B) (Status Register 2 of channel B) to make it easier to determine the interrupt status of the PUSART. This is even more so in non-vectored interrupt mode, when the processor must poll each device to find the interrupting source. In this mode, the IP bit is set when a READ SR2(B) is executed, the PRI input goes active (low) and the PUSART is requesting interrupt service. It is not necessary to analyse the status registers of both channels to determine if an interrupt is pending. If Status Affects Vector is enabled and IP is set, then the vector read from SR2(B) will contain valid condition information.
D 2	Xmitter Buffer Empty	This bit is set when the transmitter (Xmitter) buffer is empty, except during the transmission of CRC (the PUSART uses the buffer to make this function simpler). After a Reset, the buffer is considered empty and Transmit Buffer Empty is set. **External/Status Flags** The rest of the status bits indicate the state of the different conditions that could cause an interrupt if enabled. The PUSART latches all these bits after a change occurs, whether the interrupt is enabled or not. This allows the detection of transient changes on the associated lines with less timing restrictions on the software. When the PUSART is operated in interrupt driven mode for external/status interrupts and an interrupt occurs, status register 0 should be read, and a Reset External/Status Interrupt command should be issued to again enable both the interrupt and the latches. When the PUSART is operated in non-interrupt mode, these bits may be polled by first issuing a Reset External/Status Interrupt command in order to update the status and cause it to indicate current values.

Table 4-7 Status Register 0 Description (Cont.)

Bit	Name	Description
D 3	CCITT 109* (Carrier Detect)	This bit echoes the inverse state of the CCITT 109 input. When CCITT 109 is low, the CCITT 109 status bit is high. Any transition on this bit causes an External/Status Interrupt request.
D 4	Sync	The meaning of this bit depends on the operating mode of the PUSART. Asynchronous mode: The sync status echoes the inverse state of the SYNC input. When SYNC is low, sync status is high. Any transition on this bit causes an External/Status Interrupt request. Monosync, Bisync, HDLC modes: In these modes, sync status indicates whether the PUSART receiver is in the Sync Hunt or Receive Data Phase of operation. This bit will become set as a result of setting the Enter Sync Hunt Phase bit or as a result of a Reset. It will be clear when the PUSART is in the Receive Data Phase of operation. As in other modes, a transition on this bit causes an External/Status Interrupt request. This may be cleared immediately by issuing a Reset External/Status Interrupt command.
D 5	CCITT 106* (Clear to Send)	This bit echoes the inverse state of the CCITT 106 input. When CCITT 106 is low, the CCITT 106 status bit is high. Any transition on this bit causes an External/Status Interrupt request.
D 6	Idle/CRC	This bit indicates the state of the Idle/CRC latch used in synchronous and HDLC modes. After Reset this bit is 1, indicating that when the transmitter is completely empty, the PUSART will enter Idle Phase and automatically transmit sync or flag characters. A zero indicates that the latch has been cleared by the Reset Idle/CRC Latch command. When the transmitter is completely empty, the PUSART will send the 16-bit CRC character and will set the latch again. An External/Status interrupt is issued when the latch is set, indicating that CRC is being sent. No interrupt is issued when the latch is cleared.
D 7	Break/Abort	In Asynchronous mode, this bit indicates the detection of a break sequence (a null character plus framing error, that occurs when the RxD input is held low (spacing) for more than one character time). Break/Abort is cleared when RxD returns to high (marking).

*Refer to Table 4-12 for equivalent EIA signals.

Table 4-7 Status Register 0 Description (Cont.)

Bit	Name	Description
		In HDLC mode, Break/Abort indicates the detection of an abort sequence when seven or more ones are received in sequence. It is cleared when a zero is received. Any transition of the Break/Abort bit causes an External/Status Interrupt.

4.3.1.7.2 Status Register 1 – The layout of this register is shown in Figure 4-25 and it is described in Table 4-8.



Figure 4-25 Status Register 1 Layout

Table 4-8 Status Register 1 Description

Bit	Name	Description
D 0	All Sent	In asynchronous mode, this bit is set when the transmitter is empty, and cleared when a character is present in the transmitter buffer or shift register. This feature simplifies the modem control software routines. In synchronous and HDLC modes, this bit is always set to 1. Special receive condition flags: The rest of the status bits described below (Parity Error – if Parity is a Special Receive Condition is enabled, Receiver Overrun Error, CRC/Framing Error, and End of HDLC Frame), all represent special receive conditions.

Table 4-8 Status Register 1 Description (Cont.)

Bit	Name	Description
		When any of these conditions occur and interrupts are enabled, the PUSART issues an interrupt request. If the Condition Affects Vector mode has been enabled, the vector generated (and the contents of SR2(B) for non vectored interrupts) will be different from that of a Received Character Available condition. Therefore, it is not necessary to analyse SR1 with each character to determine that an error has occurred. As an additional facility, the Parity Error and Receiver Overrun flags are latched, that is, once one of these errors occurs, the flag stays set for all subsequent characters until cleared by the Error Reset command. With this facility, it is only necessary to read SR1 at the end of a block or frame to determine if either of these errors occurred anywhere in the block. The other flags are not latched and follow each character as it occurs in the receiver buffer.
D 4	Parity	This bit is set and latched when parity is Error enabled and the received parity bit does not match the sense (odd or even) computed from the data bits.
D 5	Receiver Overrun Error	This error occurs and is latched when the receiver buffer contains three previous characters and a fourth character is completely received, overwriting the last character in the buffer.
D 6	CRC/Framing Error	In asynchronous mode, a framing error is flagged (but not latched) when no stop bit is detected at the end of a character (that is, RxD is low one bit-time after the center of the last data or parity bit). When this condition occurs, the PUSART waits an additional half a bit-time before sampling again, so that the framing error is not interpreted as a new start bit. In synchronous and HDLC modes, this bit indicates the result of the comparison between the computed CRC value and the new characters being received. It is more usually set to 1 because a correct match is seldom achieved until the complete block or frame has been received and the actual CRC is in the buffer. Note that a CRC error does not result in a special receive condition interrupt.

Table 4-8 Status Register 1 Description (Cont.)

Bit	Name	Description
D 7	End of HDLC Frame	This flag is used only in HDLC mode to indicate that the End of Frame flag has been received and that the CRC error flag and residue code is valid. This flag may be cleared at any time by issuing an Error Reset command. The PUSART also automatically clears this bit on the first character of the next message frame.

4.3.1.8 Channel B Status Registers – These read-only registers start at address 110 104. They are identical to channel A status registers except for minor differences. As with control register 1, status register 0 may have a dual function. In the KMV1A single channel option, status register 0(B) adds extra functions. Although these extra functions apply to the single channel (A), the register itself is accessed via the channel (B) address.

Status register 2 of channel B operates like control register 2(B). The contents of status register 2(B) apply to channel A in the KMV1A single channel.

4.3.1.8.1 Status Register 0 – For the KMV1A (single channel), this register is used to add extra functions. These functions monitor the Figure 4-26 shows the layout of this register.



Figure 4-26 Status Register 0 (B) Layout in KMV1A

4.3.1.8.2 Status Register 2 – Status register 2, available at this address, is shared by channel A and channel B. Figure 4-27 shows the layout of this register.



Figure 4-27 Status Register 2(B) Layout

*Refer to Table 4-12 for equivalent EIA signals.

Reading status register 2B returns the interrupt vector that was programmed into control register 2B. If Condition Affects Vector mode is enabled, the value of the vector is modified as follows:

D4 D3 D2 or D2 D1 D0	Condition
<111>	No interrupt Pending
<000>	Channel B Transmitter Buffer Empty
<001>	Channel B External/Status change
<010>	Channel B Received Character Available
<011>	Channel B Special Receive Condition
<100>	Channel A Transmitter Buffer Empty
<101>	Channel A External/Status Change
<110>	Channel A Received Character Available
<111>	Channel A Special Receive Condition

As can be seen, code 111 can mean either channel A special receive condition or no interrupt pending. It is simple to separate the two by examining the Interrupt Pending bit (D1) of status register 0, channel A. Note that in non-vectored interrupt mode, in order for the interrupt pending to be valid, the vector register should be read first.

4.3.2 Line Controller Interrupt System And Mode Selection

The four DMA request lines, RXA DMA REQUEST, RXB DMA REQUEST, TXA DMA REQUEST, TXB DMA REQUEST and the PUSART interrupt request line are used to generate five different interrupt vectors according to the following:

Condition	Vector	Priority Level
Receive A	140	7
Receive B	150	7 (must not be enabled)
Transmit A	100	6
Transmit B	110	6 (must not be enabled)
Special condition, external/status	120	5

It is therefore recommended to initialize the PUSART with the following parameters :

- Control Register 1
  - External/status interrupt enable
  - Transmitter interrupt (DMA) enable
  - Condition affects vector enable (channel B CR1)
  - Receiver interrupt on first character and DMA on first and succeeding characters

For the KMV1A, the external/status interrupt enable (channel B) may be set if interrupts on changes of state of CCITT 125* or CCITT 107* are wanted.

Recommended initialization parameters for control register 1:

CHA control reg 1 : 17

CHB control reg 1 : 5

- Control Register 2

  This control register (channel A) defines the mode of operation of the PUSART for both channels.

  Recommended initialization parameter control register 2 (channel A) = 25

  - Channel A DMA, channel B non-DMA
  - Priority : RxA > RxB > TxA > TxB > special condition
  - Vector bits 0, 1, 2 are affected on special condition or external/status interrupt

NOTE

After power up, INIT or channel Reset, DMA INTERRUPT requests are pending, until this register has been set up.

- Control Register 2 (channel B)

  Should be loaded with 0, so that the variable vector bits would provide an offset pointer to the appropriate special condition/external status interrupt routine.

NOTE

As bits 0, 1, 2 are affected, the vector would have to be shifted one bit to the left, before being used as a word address.

The rest of the control registers would be programmed with the protocol, receiver, and transmitter parameters wanted for each channels.

Layout of these registers may be found in Section 4.3.1.

*Refer to Table 4-12 for equivalent EIA signals.

4.3.3 HDLC Operation Example

The values of bytes are given in octal notation in this section.

Mode Configuration:

- Issue a Channel Reset command[CR0(A): 30_8]
- Set mode [CR2(A): 26]
- Load dummy vector [CR2(B): 0]
- HDLC mode [CR4(A): 40]
- Load HDLC flag [CR7(A): 176]
- Load HDLC address [CR6(A): XXX]

Turn on transmitter, receiver, and modem monitor:

- Issue a Reset External/Status Interrupt monitor [CR0(A): 20]
- Set interrupt/DMA enables [CR1(A): 17]
- Set CCITT 125*, CCITT 107*, INT.ENB. [CR1(B): 5]
- Enable transmitter [CR5(A): 151]
  (The PUSART proceeds to transmit flags)
- Enable receiver [CR3(A): 331] or enable receiver/address recognition [CR3(A): 335]
- Issue a Reset External/Status Interrupts command [CR0(A): 20]
- Issue an Enable Interrupt on Next Character command [CR0(A): 40]
- Expect interrupts on modem signal changes or start of frame reception.

Frame transmissions:

- Issue a Reset Transmitter CRC Generator command [CR0(A): 200]
- Load first character into transmitter buffer
- Issue a Reset EOM/Underrun Latch command [CR0(A): 300]

Transmit loop:

- On interrupts to TX vector (100) load next characters

---

*Refer to Table 4-12 for equivalent EIA signals.

- Repeat above until end of block or frame
- Ignore interrupt to TX vector, when all transmitted
- Wait for interrupt to PUSART vector (120), indicating that CRC is being transmitted
- Wait for interrupt to TX vector, indicating CRC is transmitted
- If next block or frame is ready to be transmitted, go to 'Transmit loop', else:

  1. Issue a Reset External/Status command [CR0(A): 20]
  2. Issue a Reset Transmit Interrupt/DMA command [CR0(A): 50]
     (PUSART proceeds to transmission of flags)

Underrun error:

This error will be detected, at the same time as the Idle/CRC bit (bit D6) of Status Register 0, when CRC transmission is initiated due to an empty transmitter.

- Issue a Send Abort command [CR0(A): 10]
- Issue a Reset External/Status Interrupts command [CR0(A): 20]
- Issue a Reset Transmit Interrupt/DMA command [CR0(A): 50]
  (PUSART proceeds to transmission of flags)

Frame reception:

- External/Status interrupt to PUSART vector (120) will occur, indicating that a flag has been received
- Issue Reset External/Status Interrupt command
- The first character received will cause an interrupt to the RXA (140) and to the PUSART vector (120)
- Read character, ignore MPSC receive interrupt

Receive loop:

On interrupt:

GOTO the RXA (140) vector,

IF Status Register 1 indicates no EOF,

THEN Read character and indicate end of interrupt [CR0(A): 70],

ELSE

WHILE Status Register 0 indicates data available,

read character, release latch [CR0(A): 60]

END WHILE

END IF

(Modem line changes and abort detection are indicated by external/status interrupts.)

4.4 LINE CLOCK – REAL TIME CLOCK INTERFACE

Two line clocks and one real-time clock are implemented within an 8254-2 TIMER/COUNTER IC.

This IC provides three programmable down-counters.

4.4.1 Line Clock – Real Time Clock Register Description

Address 120 000 is a byte wide read-only register contained within the 8254 clock IC. This register may be used to read back the clock divider ratio for the channel A line clock generator.

Address 120 002 is a byte wide write-only register contained within the 8254 clock IC. This register i used to load the clock divider ratio for the channel A line clock generator.

Addresses 120 010 and 120 012 are identical to 120 000 and 120 002, except that they apply to the real-time clock generator.

Address 120 016 is a byte wide write-only register within the 8254 clock IC and is used to define the mode of the clock counter IC.

4.4.2 Line Clock Programming

One counter serves the purpose of local transmit/receive clocks for null modem connections or test purposes.

This counter is fed with a 6912 kHz clock. The divider ratio may be programmed from 1 to $32{,}768_{10}$ in binary mode or from 1 to $10{,}000_{10}$ in BCD mode.

In order to generate a symmetrical square wave as required by the transmitter/receiver, the initialization parameter for the two counters should be specified as mode 3 (square wave). The use of even divider values is recommended.

By using the following formula, the synchronous bit rates may be computed.

Bit rate (kbits/s) = 6912/divider ratio

Standard bit rates:

Divider (decimal)	Desired Bit Rate (kbits/s)	Actual Bit Rate (kbits/s)
108	64	64
124	56	55.74*
144	48	48
360	19.2	19.2
720	9.6	9.6
1440	4.8	4.8
2880	2.4	2.4
5760	1.2	1.2

* Error = 0.5%

For asynchronous bit rates, the PUSART IC needs at least a 16-times clock, and the appropriate formula is :

Bit rate (kbits/s) = 432/divider ratio

Asynchronous	Bit Rates (kbits/s)	(16-times Clock Mode) (kbits/s)
22	19.2	19.63 *
45	9.6	9.6 **
90	4.8	4.8
180	2.4	2.4
360	1.2	1.2
720	0.6	0.6
1440	0.3	0.3

* Error = 2.25%

** Acceptable clock distortion of less than 1%

For maintenance or special applications the output of the A LINE CLOCK may be applied to the TRANSMIT CLOCK A and RECEIVE CLOCK A. This is done by asserting the SCM bit (bit 5) in Port C of the 8255 IC (address 130 006).

The line clock is always available on the CCITT 113 modem circuit, regardless of the maintenance mode referred to above.

NOTE

When PTT requirements specify that CCITT 113 circuit is to be held in a steady OFF state, then no divider ratio should be programmed into the clock IC for the relative counter.

4.4.3 Real Time Clock Programming

The third counter within the 8254-2 is available as a real-time clock.

Its output will generate an interrupt to vector 130 on priority level 5.

Two modes of operation are available :

- One-shot mode (mode 0)
- Clock mode (mode 2)

In one-shot mode the counter will interrupt after the timeout and then stop. In clock mode the counter will interrupt once for every time interval.

Time intervals for both modes may be calculated according to the following formula :

$$\text{Time} = 18.5\ \mu s \times (N + 1)$$

where N is programmable from 1 to $32{,}768_{10}$ in binary mode, and from 1 to $10{,}000_{10}$ in BDC mode.

In addition to processor priority level masking, RTC bit 0 of the 8255 Port C (address 130 006) disables/enables the real-time clock interrupt.

In addition, this bit must be cleared, after an RTC interrupt has occurred, to acknowledge the interrupt, and may then be set again to enable the next clock interrupt.

4.4.4 Line Clock – Real Time Clock Parameter Setting

Before any of the three counters are to be used, the appropriate control byte has to be written into the 8254 IC.

Control byte write address = 120 016

The byte layout is shown in Figure 4-28.



Figure 4-28 Clock Control Register Bit Functions

Typical parameter load sequences:

```
MOVB #076,@#120016  ; Control word for A-line clock
MOVB #LSB,@#120002  ; Load LSB for A-counter
MOVB #MSB,@#120002  ; Load MSB for A-counter


MOVB #274,@#120016  ; Control word for RTC
MOVB #LSB,@#120012  ; Load LSB for RTC
MOVB #MSB,@#120012  ; Load MSB for RTC
```

Summary of 8254 addresses:

```
120#016    :  IC mode line register, write only
120#000    :  Line clock A counter read _*
120#002    :  Line clock A counter write
120#010    :  RTC counter read _*
120#012    :  RTC counter write
```

* Read operation is possible, but not supported.

4.5 PERIPHERAL PORT INTERFACE

4.5.1 Peripheral Port Register Description

Address 130 000, Port A, is a byte wide read-only register contained within the 8255 peripheral IC. The layout of this register in the KMV1A is shown in Figure 4-29. Table 4-9 describes the bit functions for this register.



Figure 4-29 KMV1A Port A Register Layout

Table 4-9 KMV1A Port A Register Bit Description

Bit	Name	Description
D 1	1	Must be set for a KMV1A.
D 2	DIP1	Status of DIP switch E13 SW 8 (on = 0).
D 4	DIP2	Status of DIP switch E29 SW 10 (on = 0).
D 5	CCITT 112	Status of CCITT modem circuit 112 (data signal rate selector DCE), CCITT 112 on = 0.
D 6	CCITT 142	Status of CCITT modem circuit 142 (test indicator), CCITT 142 on = 0.
D 7	TMO	Latched timeout. This bit will be set when a timeout has occurred during a DMA IN or DMA OUT transaction. It is cleared by a following DMA IN or DMA OUT.

Address 130 006, Port C, is an 8-bit wide write-only register contained within the 8255 peripheral IC. Figure 4-30 shows the bit layout for this register and Table 4-10 describes the bit functions.



Figure 4-30 Port C Register Layout

Table 4-10 Port C Register Bit Description

Bit	Name	Description
D 0	RTC	Enables the real-time clock if this bit is set.
D 1	GRN	Green LED on if this bit is set.
D 2	YEL	Yellow LED on if this bit is set.
D 3	RED	Red LED on if this bit is set.
D 4	SLM	Select Loop Mode. 1 = internal loop mode. Serial transmit and receive are internally looped. The CCITT 103 (transmit data) lead is in the 1 (MARK) state.
D 5	SCM	Select Clock Mode. 1 = internal clock mode. In internal clock mode, the DTE transmit signal element timing signals are provided by the channel A clock generator. This bit, together with bit D4 are used for maintenance purposes.
D 6	EC0	Enable CSR 0 interrupt. When this bit is set, any write access from the host to BSEL0 (address 100 000 octal) will generate an interrupt at priority level 4, via vector 60. In order to acknowledge the interrupt, the Enable CSR 0 interrupt must be cleared and set again to reset the interrupt sensing logic.
D 7	EC2	Enable CSR 2 interrupt. This bit is identical to bit D6 except that it applies to BSEL2 (address 100 002 octal) and interrupt vector 70.

Address 130 012, Port B, is an 8-bit wide write-only register contained within the the 8255 peripheral IC. The bit layout for this register is shown in Figure 4-31. Table 4-11 describes the bit functions.



Figure 4-31 KMV1A Port B Register Layout

Table 4-11 KMV1A Port B Register Bit Description

Bit	Name	Description
D 0	CCITT 111	CCITT modem control line 111 (Data Signal Rate Selector DTE), 1 = CCITT 111 on.
D 1	CCITT 140	CCITT modem control line 140 (loopback and maintenance test), 1 = CCITT 140 on.
D 2	CCITT 141	CCITT modem control line 141 (local loopback), 1 = CCITT 141 on.
D 3	IOP	When this bit is set, the DMA logic will access the address indicated in the DMA registers on the I/O page. This function will allow the KMV1A to communicate with other devices on the Q-bus.
D 4	TIS	Terminal In Service (RS-422-A, RS-423-A circuit IS). This bit is used by the diagnostic firmware to detect the presence of the loopback connector.
D 5	QDE	This bit must be set to enable the DMA register to start a DMA cycle when the extended address bits are written.
D 7	CCITT 108	CCITT modem control line 108/2 (data terminal ready), 1 = CCITT 108/2 on.

Address 130 016 is a byte wide write-only register contained within the 8255 peripheral IC. It is loaded by the root firmware at start up time with the correct mode for the 8255 IC (220_8).

This control register may also be used to perform bit setting and clearing of the port C register. Loading octal parameters will give the following results:

Parameter	Action
0	RTC disable
1	RTC enable
2	Green LED off
3	Green LED on
4	Yellow LED off
5	Yellow LED on

Parameter	Action
6	Red LED off
7	Red LED on
10	Internal lopback disable
11	Internal loopback enable
12	Clock source external
13	Clock source internal
14	CSR 0 interrupt disable
15	CSR 0 interrupt enable
16	CSR 2 interrupt disable
17	CSR 2 interrupt enable

4.5.2 Modem Monitoring And Control

Modem lines may be monitored or controlled partly through the PUSART line controller IC and partly through the 8255 peripheral IC.

Table 4-12 List of Supported Modem Signals

CCITT	RS-449	RS-232	DIN 66020	DEC STD 52	Comment
101	(none)	AA	E1	PRT GND	
102	SG	AB	E2	SIG GND	
102a	RC				
102b	SC				
103	SD	BA	D1	TxD	A
104	RD	BB	D2	RxD	A
105	RS	CA	S2	RTS	A
106	CS	CB	M2	CTS	I,A

Table 4-12 List of Supported Modem Signals (Cont.)

CCITT	RS-449	RS-232	DIN 66020	DEC STD 52	Comment
107	DM	CC	M1	DSR	I,A
108/2	TR	CD	S1.2	DTR	A
109	RR	CF	ME	CD	I
111	SR	CH	S4	DSRS	
112	SI	CI	(none)	SPDMI	
113	TT	DA	T1	TxClock(DTE)	A
114	ST	DB	T2	TxClock(DCE)	A
115	RT	DD	T4	TxClock(DCE)	A
140	RL	(none)	PS2	Rem LPBK	
141	LL	(none)	PS3	Local LP Req	
142	TM	(none)	PM1	Test indicator	
125	IC	CE	M3	RI	I
(none)	IS	(none)	(none)	(none)	*

SG = Signal Ground

RC = Receive Common

SC = Send Common

SD = Send Data

RD = Receive Data

RS = Request to Send

CS = Clear to Send

DM = Data Mode

TR = Terminal Ready

RR = Receiver Ready

SR = Signaling Rate selector

SI = Signaling Indicator

TT = Terminal Timing

ST = Send Timing

RT = Receive Timing

RL = Remote Loopback

LL = Local Loopback

TM = Test Mode

IC = Incoming Call

IS = In Service (terminal)

COMMENTS

A = Transmitted class 1 circuit available as either RS-422-A or RS-423 signal

I = Causes interrupts

* = There is no approved CCITT equivalent circuit (it may become CCITT 135)

Selection of balanced/unbalanced operation is accomplished via DIP switches on the module. Please refer to the technical manual for location and setting.

Modem lines monitored through the PUSART IC:

CCITT 106, CCITT 109, CCITT 107, CCITT 125

A change of state on these signals may initiate an interrupt to PUSART vector 120, if the PUSART IC has been correctly set up.

See Section 4.3.1 for PUSART programming of appropriate modem lines.

PUSART Status Register 0, channel A:

Bit 3 = inverse of CCITT 109

Bit 5 = inverse of CCITT 106

PUSART Status Register 0, channel B:

Bit 3 = inverse of CCITT 107

Bit 5 = inverse of CCITT 125

NOTE

When the PUSART is programmed for External/Status Interrupt, any change in state will cause an interrupt and all the above bits will be latched. They will be unlatched via the Reset External/Status Interrupt command.

Modem lines controlled through the PUSART integrated circuit:

The Request to Send (CCITT 105) line is controlled through PUSART Control Register channel A, bit 1.

Modem monitored through the 8255 peripheral integrated circuit:

The Port A address 130 000 is used to monitor the following modem circuits in their true (non-inverse) state :

Port A	**KMV1A**
Bit 5	CCITT 112
Bit 6	CCITT 142

These signals will have to be scanned to detect a state change.

Modem lines controlled through the 8255 peripheral IC:

The Port B address 130 013 is used to control the following modem circuits in their true (non-inverse) state.

Port B	KMV1A
Bit 0	CCITT 111
Bit 1	CCITT 140
Bit 2	CCITT 141
Bit 7	CCITT 108/2

Maintenance loop back:

External loop:

When loopback connections are fitted to the KMV1A module or to the modem cables(s) for test purposes, the following connections are established.

103	(TxD)	to	104	(RxD)
113	(ATxCLK)	to	114	(TxCLK)
	and	to	115	(RxCLK)
105	(RTS)	to	106	(CTS)
	and	to	109	(CD)
108/2	(DTR)	to	107	(DSR)
111	(DSRS)	to	112	(SPDMI)
141	(LL)	to	142	(TEST MODE)
	(IS)	to	125	(RING)

Internal loop:

Address 130 006 bit 4 (SLM) when set, establishes an internal loop.

Transmitter Output (TTL) connected to receiver input.

The TxD Output will be in the marking state. The RxD Input is ignored. Modem lines are not affected.

4.6 HOST INTERRUPT AND Q-BUS CONTROL INTERFACE

4.6.1 Host Interrupt And Q-bus Control Register Description

Address 140 000 contains the Q-bus control register. This write-only register is implemented to allow the Q-bus control functions described in Table 4-13. The layout of this register is shown in Figure 4-32.



Figure 4-32 Q-bus Control Register Layout

Table 4-13 Q-bus Register Function Description

Bit	Name	Description
D 5	VC0	Q-IRQ0. When this bit is set an interrupt on the Q-bus to vector xx0 will be generated. xx is defined by the vector DIP switch configuration. As the interrupt hardware needs a rising edge, it is necessary to clear this bit before setting it. Only one interrupt will be generated per 0 to 1 transition.
D 6	VC4	Q-IRQ4. This bit performs an identical function to bit D5, except that the interrupt vector will be xx4 instead of xx0.

4.6.2 Host Interrupt And Q-bus Control Programming

Interrupts in the Host Q-bus system may be initiated for two different vectors. The vectors are xx0 and xx4, where xx is defined by DIP switch settings. Refer to the technical manual for the correct setting.

An interrupt to vector xx0 is generated by asserting VC0, bit 5 of address 140 000.

As the interrupt logic needs a rising edge transition, the appropriate bit must be clear before setting it.

CHAPTER 5
SERVICE

5.1 SCOPE

This chapter contains information for servicing the KMV1A. It includes the maintenance philosophy, maintenance functions, preventive maintenance, and corrective maintenance. The section on corrective maintenance contains a short description of the diagnostics for the KMV1A.

5.2 MAINTENANCE PHILOSOPHY

The field-replaceable unit (FRU) for the KMV1A is either a defective module or cable. The training of Field Service personnel concentrates on the use of diagnostics to isolate the FRU. Spare parts for module repair are not available in the field. Typical applications of the KMV1A do not permit long troubleshooting sessions. Component troubleshooting and repair needs at least a 16-channel logic analyzer.

CAUTION

When inserting or removing the KMV1A module, be sure not to move any components mounted on sockets (for example, PROMs or the microprocessor).

5.3 MAINTENANCE TOOLS AND FEATURES

The following features are provided with the KMV1A to help fault isolation and status checking.

- LED indicators
- On-board diagnostics
- Line clock and loopback connectors

5.3.1 LED Indicators

Five small red LED indicators show the status of the following modem signals (at TTL level).

CCITT 103	Transmit Data (inverted, MARK = LED OFF)
CCITT 104	Receive Data (true, MARK = LED ON)
CCITT 107	Data Set Ready (true, ON = LED ON)
CCITT 106	Clear to Send (true, ON = LED ON)
CCITT 109	Carrier Detect (true, ON = LED ON)

Three large colored LEDs are operated by the microcode. The physical location of the LEDs is shown in Figure 5-1.



Figure 5-1 LED Indicator Location

Table 5-1 shows the meaning of the microcode-operated LED display.

NOTE

This table is only true for the PROM-resident firmware. Application firm-ware may drive the LEDs in other ways.

Table 5-1 LED Meaning

LED Status			State	Comment
Red	Yellow	Green		
OFF	ON	OFF	KMV power on self-test started	10 seconds, at self-test start
OFF	ON	ON	Self-test execution for 1 pass	10 seconds duration
OFF	OFF	ON	Self-test successful completion	Steady state
ON	OFF	OFF	Self-test error	Steady state on first error
OFF	ON	ON/OFF	Normal self-test running in continuous loop	10-second period between green ON/OFF states
OFF	ON	ON/OFF	Extended self-test running in continous loop	1/2 second period between green ON/OFF states

Table 5-1 LED Meaning (Cont.)

LED Status			State	Comment
Red	Yellow	Green		
OFF	ON	ON/OFF	Logic or line controller diagnostic running without errors	Random periods between green ON/OFF states
OFF/ON	ON	ON/OFF	Logic or line controller diagnostic running with errors	Random periods between green and red ON/OFF states depending on number of errors and diagnostic

5.3.2 Self-Test

The major part of the PROM-resident firmware is for on-board diagnostic facilities. Routines may be used by the host-resident diagnostic or in a chained mode by the self-test.

The self-test will run in one of the following modes. The modes are selected by on-board DIP switches:

1. Single pass on power-up or when requested by the host software's setting the run and MCLR bits together
2. Continuous loop on power-up
3. Continuous loop on power-up with extended diagnostic routines.

Refer to Figure 5-2 for the self-test switch locations and Table 5-2 for the switch configuration.

Table 5-2 Self-Test Switch Configuration

State		Action
E13-8	E29-10	
ON	ON	Self-test disabled
ON	OFF	Self-test runs for one pass at power-up or when run bit asserted together with MCLR bit
OFF	OFF	Self-test starts to run in endless loop at power-up: normal mode
OFF	ON	Self-test starts to run in continuous loop at power-up: extended mode



Figure 5-2 Self-Test Switch Locations

Note that the loop time for normal mode is approximately 30 seconds, while for extended mode it can be as long as 1 hour! Correct execution of the extended self-test needs either the module loopback connector (H3255) or the RS-422/RS-423 modem cable assembly with loopback connector (H3251).

On detection of any error condition, testing will be aborted and the red LED will be ON (green and yellow OFF). In addition the low-order byte of CSR0 will contain 1xx or 2xx, where xx is the test number in error according to the test number table (Table 5-3).

5.3.3 Line Clock And Loopback Connectors

A programmable line clock is available for transmission and reception without a modem or other external clock source.

5.3.3.1 Line Clock – Two counters provide local transmit/ receive clocks for null modem connections or test purposes. The A and B line clocks are identical, but the B line clock is not used.

Both counters are fed with a 6912 kHz clock. The divider ratio for both counters may be programmed from 1 to 32768_{10} in binary mode, or from 1 to 10000_{10} in BCD mode.

For maintenance or special applications the output of the A line clock may be applied to the TRANSMIT CLOCK A, RECEIVE CLOCK A, and the output of the B line clock to the respective channel B clock inputs of the MPSC chip.

Table 5-3 Self-Test List

Test	Description (Addresses and Patterns in Octal)	Comment
0	Stack push-pull test (RAM locations 77774, 77776)	S
1	CSR and DMA registers word access test (pattern 52525)	
2	CSR and DMA registers word access test (pattern 125252)	
3	CSR and DMA registers byte access test (pattern 252)	
4	CSR and DMA registers byte access test (pattern 125)	
5	Dynamic RAM data test (pattern 52525)	
6	Dynamic RAM data test (pattern 125252)	
7	Dynamic RAM address test (pattern = address)	
10	Dynamic RAM address test (pattern = address inverse)	
11	Real-time clock test (8254 clock/counter chip)	
12	Baud-rate generator test, channel A (8254 clock/counter chip)	
13	Reserved	
14	Dynamic RAM address interaction test (pattern 177777)	E
15	PROM checksum verification test	

Table 5-3 Self-Test List (Cont.)

Test	Description (Addresses and Patterns in Octal)	Comment
16	Reserved	
17	Reserved	
20	RX-TX, channel A, internal loopback, interrupt disabled	
21	Reserved	
22	RX-TX, channel A, internal loopback, low-speed, interrupts enabled	
23	Reserved	
24	RX-TX, channel A, internal loopback, high-speed, interrupts enabled	
25	Reserved	
26	RX-TX, channel A, external loopback, high-speed, interrupts enabled	E
27	Reserved	
30	KMV1A modem signal loopback test	E

Comments
S: This test is always executed at power-up
E: Runs only in extended self-test mode

The line clocks are always available on the CCITT 113 modem line.

NOTE

When PTT requirements specify the CCITT 113 lines to be held in a steady OFF state, no divider ratio should be programmed into the clock chip for the counter(s) concerned.

5.3.3.2 Real Time Clock – A third counter within the 8254 is available as a real-time clock.

Its output will generate an interrupt to vector 130 on priority level 5 (on-board DCT11 system).

Two modes of operation are available.

- One-shot mode (mode 0)
- Clock mode (mode 2)

In one-shot mode the counter will interrupt after a preset time interval and stop. In clock mode the counter will give a series of interrupts separated by the preset time interval.

Time intervals for both modes may be computed according to the following formula.

$$\text{Time} = 18.5 \text{ microseconds} \times (N + 1)$$

where N is programmable from 1 to 32768_{10} in binary mode, and from 1 to 10000_{10} in BCD mode.

In addition to processor priority level masking, RTC bit 0 of the 8255 port C (address $130\ 006_8$) disables/enables the real-time clock interrupt.

This bit must be reset, after an RTC interrupt has occurred, to acknowledge the interrupt and may then be set again to enable the next clock interrupt.

5.3.3.3 Loopback Connectors/Tests – Three types of loopback are available for use with the KMV1A.

1. Module — provided by H3255 for use on the M7500 module connector J1.
2. Cable — provided by:

   - H3251 for 37-pin RS-449 cable connectors
   - H325 for 25-pin RS-232 cable connectors (see note)

NOTE

The RS-232 loopback (H325) connector cannot be used for modem signal loopback tests. It does not provide turnaround for all modem signals used by the KMV1A.

3. Modem — some types of modem have internal loopback facilities. This feature is used by the functional diagnostic VKMC on the KMV1A-Ay options. Both local and remote modems may provide the loopback.





H3255 MODULE TEST CONNECTOR

* NOT REQUIRED FOR KMV1A
** RS-499 SIGNAL = TERMINAL TIMING

RD1057

Figure 5-3 KMV1A Loopback Connector H3255



Figure 5-4 KMV1A Loopback Connector H3251



Figure 5-5 KMV1A Turnaround Connector H325

5.4 DIAGNOSTICS

As well as the on-board self-test, diagnostic programs are provided in the different diagnostics kits as follows.

1. For the MicroPDP-11 family:

   - CVKMA Logic diagnostic
   - CVKMB Line controller diagnostic
   - CXKMD DECX-11 exerciser module

   The first two programs are run under the standalone diagnostic supervisor. They must be overlaid with the diagnostic supervisor, or be previously combined with it and loaded as a single file. In both methods, the programs will not exceed 16K of memory.

2. For the MicroVAX family:

   - The MDM package

   The MDM system is capable of controlled execution of the diagnostics for all the devices supported under MicroVAX II. It allows the user to execute selected tests.

5.4.1 PDP-11 Diagnostics

5.4.1.1 VKMA Logic Diagnostic – This diagnostic does not need any cable or loopback connector. The execution time for one error-free pass is five minutes.

Test description:

Test 1:	checks accessibility of KMV CSR addresses
Test 2:	clears and checks KMV CSR registers
Test 3:	data integrity test (CSR 2 to 16)
Test 4:	data integrity test (CSR 0)
Test 5:	CSR byte access test
Test 6:	CSR 2 data transfer test
Test 7:	CSR 4 data transfer test
Test 8:	CSR 6 data transfer test
Test 9:	CSR 10 data transfer test
Test 10:	CSR 12 data transfer test
Test 11:	CSR 14 data transfer test
Test 12:	CSR 16 data transfer test
Test 13:	combined CSR data test
Test 14:	dynamic RAM pattern test
Test 15:	dynamic RAM address test
Test 16:	dynamic RAM inverted address test
Test 17:	PROM revision level check
Test 18:	PROM read checksum verify

Test 19: DMA transfer, Q-bus to KMV1A

Test 20: DMA transfer, KMV1A to Q-bus

Test 21: DMA transfers, both directions, and memory interaction test

Test 22: KMV1A to Q-bus interrupts

Test 23: Q-bus to KMV1A interrupts

5.4.1.2 VKMB Line Controller Diagnostic – This diagnostic runs in either internal or external loopback mode, depending on the operator's answer to the startup question on the presence of an external loopback connector.

Tests 7 and 8 will not be executed in internal mode.

Test description:

Test 1: checks accessibility of KMV CSR addresses

Test 2: PROM revision level check

Test 3: real-time clock interrupt test

Test 4: baud-rate generator test

Test 5: transmit-receive various length frames in internal loop mode – no interrupts – low-speed

Test 6: transmit-receive various length frames in internal loop mode – interrupts enabled – low- to high-speed

Test 7: transmit-receive various length frames in external loop mode – interrupts enabled – high-speed

Test 8: modem leads external loopback test

NOTE

When running Test 8 with a H325 loopback connector, two error messages per pass will be reported. They are due to the fact that H325 does not provide loopback of all the modem signals used in the KMV1A.

5.4.1.3 XKMD DECX-11 Exerciser Module – This module is provided to allow the KMV1A to be included in the host system's DECX-11 system exerciser. Error-free operation shows that the KMV1A does not react with other system bus activity in a worst-case environment.

The module exercises the KMV1A using test routine number 21 (combined DMA data in and data out test) checking transmitted data against received data and monitoring the KMV1A status.

NOTE

No data is transmitted or received via the serial line. Only pathways and logic between the host and KMV1A are exercised.

5.4.2 MicroVAX Diagnostics

5.4.2.1 MDM Package – The KMV1A diagnostic is included in the MDM set of test programs.

Test description:

A. Verify-mode functional tests

These tests do not need any cable or loopback connector.

Test 1:	checks accessibility of KMV CSR addresses
Test 2:	clears and checks KMV CSR registers
Test 3:	data integrity test, CSR 2 to 16
Test 4:	data integrity test, CSR 0
Test 5:	CSR byte access test
Test 6:	CSR 2 data transfer test
Test 7:	CSR 4 data transfer test
Test 8:	CSR 6 data transfer test
Test 9:	CSR 10 data transfer test
Test 10:	CSR 12 data transfer test
Test 11:	CSR 14 data transfer test
Test 12:	CSR 16 data transfer test
Test 13:	combined CSR data test
Test 14:	dynamic RAM pattern test
Test 15:	dynamic RAM address test

Test 16: dynamic RAM inverted address test

Test 17: PROM revision level check

Test 18: PROM read checksum verify

Test 19: DMA transfer, Q-bus to KMV1A

Test 20: DMA transfer, KMV1A to Q-bus

Test 21: DMA transfers, both directions, and memory interaction test

Test 22: KMV1A to Q-bus interrupts

Test 23: Q-bus to KMV1A interrupts

Test 24: real-time clock interrupt test

Test 25: baud rate generator test

Test 26: transmit/receive various length frames in internal loop mode – no interrupts – low speed

Test 27: transmit/receive various length frames in internal loop mode – interrupts enabled – high speed

B. Service-mode functional tests

This diagnostic uses external loopback mode.

Test 28: transmit/receive various length frames in external loop mode – interrupts enabled – high speed

Test 29: modem leads external loopback test

C. Verify-mode exerciser tests

This module is provided to allow the KMV1A to be included in the host system's exerciser. Error-free operation shows that the KMV1A does not react with other system bus activity in a worst-case environment.

Test 1: combined DMA data in/out test checking the Q-22 bus in using CPU interrupts

D. Service-mode exerciser tests

This diagnostic uses external loopback mode.

Test 2: transmit/receive various length frames in external loop mode – interrupts enabled – high speed

5.5 PREVENTIVE MAINTENANCE

There is no specific KMV1A PM schedule. A general check of voltages and connections should be done when system PM is performed. After moving KMV1A modules or cables, a complete checkout of the devices, by running all diagnostics, is needed.

Special care must be exercised because some chips are installed in sockets and may be moved during removal or replacement of the KMV1A or adjacent modules.

5.6 CORRECTIVE MAINTENANCE

The FRU is either the KMV1A module or a cable. All corrective diagnostics should be applied to isolating the failing FRU. KMV1A diagnostics are designed to help in the isolation process and should be run in the following sequence, according to the diagnostic kit.

1. For the MicroPDP-11 family:
   - CVKMA logic diagnostic
   - CVKMB line controller diagnostic
   - CXKMD DECX-11 module included within the appropriate DECX-11 system exerciser.
2. For the MicroVAX family:
   - The KMV1A diagnostic part of the MDM test programs

Before considering a KMV1A module to be defective, check switch settings and the wire link configuration by referring to Chapter 2.

APPENDIX A
ORDERING NUMBER AND CABINET INSTALLATION KIT

A.1 SCOPE

This appendix explains the coding of the different versions of the KMV1A. It also describes each cabinet installation kit according to the ordering number.

A.2 ORDERING NUMBERS

The general pattern for describing the KMV1A is KMV1A-xy where:

x represents the interface type

y represents the box type

x = A : RS-232-C	y = A : BA11-M or BA123 system box
x = E : RS-422-A	y = B : BA23-A or -B MicroSystem box
x = F : RS-423-A	y = C : BA11-S or BA23-C system box
	y = F : H9642 system box

In this scheme:

- x modifies the distribution panel and the test connector.
- y modifies the internal cable length and the adaptor plate.

For example, a KMV1A with the RS-422-A interface used on a PDP-11/23+ in a BA11-S box is known as a KMV1A-EC.

A.3 CABINET KITS

Cabinet kits enable customers to select communication options for their particular needs. Cable lengths, distribution panels, and the method of installation may vary, depending on the cabinet kit obtained.

All kits contain the following parts:

Option	Parts List	Description
KMV1A-M		KMV1A basic version
	M7500	Line unit module
	H3255	Module test connector
	MP-01585-01	Customer print set
	EK-KMV1A-TM	KMV1A Technical Manual
	EK-KMV1A-UG	KMV1A User Guide

Each cabinet kit also includes:

- One internal cables (BC08S), according to the variation as shown in Table A-1
- A distribution panel
- A test connector
- An adapter plate (used in BA11-S only)

The internal cable connects the module to the distribution panel, which is installed in an I/O bulkhead. Typically, external cables needed to connect a modem or other external device are not supplied with the option and must be ordered separately. Table A-1shows the kit components needed for each ordering number.

Table A-1 Definition of KMV1A Cabinet Kits

Ordering Number	Interface Type	Box Type	Distribution Panel	Test Connector	Cable to Use
CK-KMV1A-AA	RS-232-C	BA11-M/BA123	70-20863	H325	BC08S-1K
CK-KMV1A-AB	RS-232-C	BA23-A/B	70-20863	H325	BC08S-01
CK-KMV1A-AC	RS-232-C	BA11-S/BA23-C	70-20863 74-28684-01	H325	BC08S-2F
CK-KMV1A-AF	RS-232-C	H9642	70-20863	H325	BC08S-03
CK-KMV1A-EA	RS-422-A	BA11-M/BA123	70-22234-01	H3251	BC08S-1K
CK-KMV1A-EB	RS-422-A	BA23-A/B	70-22234-01	H3251	BC08S-01

Table A-1 Definition of KMV1A Cabinet Kits (Cont.)

Ordering Number	Interface Type	Box Type	Distribution Panel	Test Connector	Cable to Use
CK-KMV1A-EC	RS-422-A	BA11-S/BA23-C	70-22234-01 74-28684-01	H3251	BC08S-2F
CK-KMV1A-EF	RS-422-A	H9642	70-22234-01	H3251	BC08S-03
CK-KMV1A-FA	RS-423-A	BA11-M/BA123	70-20864-01	H3251	BC08S-1K
CK-KMV1A-FB	RS-423-A	BA23-A/B	70-20864-01	H3251	BC08S-01
CK-KMV1A-FC	RS-423-A	BA11-S/BA23-C	70-20864-01 74-28684-01	H3251	BC08S-2F
CK-KMV1A-FF	RS-423-A	H9642	70-20864-01	H3251	BC08S-03

APPENDIX B
INSTALLATION FOR RS-232-C VERSIONS

B.1 SCOPE

This appendix explains how to install cabinet kits for the versions CK-KMV1A-Ay.

B.2 COMPONENTS OF THE PACKAGE

KMV1A-M

- MP-01585-01 Customer print set
- EK-KMV1A-TM Technical Manual
- EK-KMV1A-UG User Guide
- M7500 Line unit module
- H3255 Module test connector

CK-KMVA-Ay

- H325 Cable loopback connector for RS-232-C
- 70-20863 Distribution panel for RS-232-C
- BC08S-01 Internal cable for use in BA23
- BC08S-1K Internal cable for use in BA11-M or BA123
- BC08S-2F Internal cable for use in BA11-S
- BC08S-03 Internal cable for use in H9642
- 74-28684-01 Plate for use only in BA11-S

See Figure B-1 for a general view of these elements.

For more information on these part numbers see Appendix A.

B.3 ASSEMBLY CONSIDERATIONS

The modem cable assemblies are designed to be mounted on the H3012 patch and filter assembly. This assembly is normally provided in all box systems, except BA11-S. In order to install the modem cable assembly, one of the slots on the H3012 must be available.

In BA11-S, a mechanical adapter, part number 74-28684-01, is necessary to mount the distribution panel on the H349 bulkhead connector panel. One of slots J12 to J15 on the H349 must be available.



Figure B-1 General Cabinet Kit Diagram

B.3.1 Before Installation

Before installation, check the type of external data circuit. Configure the modem line jumpers on the 70-20863 distribution panel which are appropriate to that type (see Table B-1).

B.3.2 Distribution Panel Installation

B.3.2.1 BA11-M, BA123, BA23 And H9642 – After configuring the distribution panel, mount it into an available slot on the I/O connection panel (the appropriate slots are marked 'B' in Figure B-2).



Figure B-2 Distribution Panel Installation

Table B-1 70-20863 Distribution Panel Jumper Settings

SWITCH PACK	J2 PIN	SWITCH*	RS-232-C	BELL 208B	BELL 209	DATEL 200	DATEL 600	DATEL 2400	DATEL 4800	CCITT V.21	CCITT V.23	CCITT V.26B	CCITT V.27T	ISO2110-1972	ISO2110.2 x.21BIS	ISO2110.2 x.20BIS	EIA RS-232-C	EIA RS-449	CCITT V.24	SUPPORTED ON KMV
S1-4	4	S4	ON	ON	ON	ON	ON	ON	ON	ON	ON	ON	ON	ON	ON	ON	CA	RS	105	X
S2-1	11	S6	ON			ON				ON				ON				SF	126	
S3-2	12	S12	ON				ON	ON	ON		ON	ON	ON	ON	ON	ON	SCF	SRR	122	
S3-3	13	S13	ON				ON	ON	ON		ON	ON	ON	ON	ON	ON	SCB	SCS	121	
S4-4	14	S19	ON				ON	ON	ON		ON	ON	ON	ON	ON	ON	SBA	SSD	118	
S4-3	15	S18	ON	ON	ON			ON	ON		ON	ON	ON	ON	ON		DB	ST	114	X
S4-2	16	S17	ON				ON	ON	ON		ON	ON	ON	ON	ON	ON	SBB	SRD	119	
S3-1	17	S11	ON	ON	ON			ON	ON		ON	ON	ON	ON	ON		DD	RT	115	X
S3-5	18	S15	ON							ON					ON	ON		LL	141	X
S3-4	19	S14	ON				ON	ON	ON		ON	ON	ON	ON	ON	ON	SCA	SRS	120	
S2-5	21	S10	ON		ON												CG	SQ	110	
S2-2	23	S7	ON				ON	ON	ON		ON	ON	ON	ON	ON		CH	SR	111	X
S2-3	24	S8	ON	ON	ON				ON			ON	ON		ON	ON	DA	TT	113	X
S1-2	25	S2	ON														MAKE BUSY			X
S1-1	25	S1	ON							ON					ON	ON		TM	142	X
S2-4	25	S9	ON					ON										SB	117	
S1-3	24	S3	ON					ON										SS	116	
S4-5	21	S20	ON							ON					ON	ON		RL	140	X
S1-5	23	S5																	112	X

* SWITCH REFERENCE DESIGNATIONS REFER TO SWITCHES 1 THROUGH 5, 6 THROUGH 10, 11 THROUGH 15, AND 16 THROUGH 20 OF SWITCHPACKS S1, S2, S3 AND S4 RESPECTIVELY, ON PART No. 70-20863 PANEL (SEE FIGURE C-1)

RE2598

Select the correct BC08S cable:

- 12-inch length BC08S-01 for processors in BA23
- 23-inch length BC08S-2F for processors in BA11-M and BA123
- 12-inch length BC08S-01 for processors in H9642



Figure B-3 BC08S Internal Cable



Figure B-4 BC22F-10 Modem Cable

Then connect the BC08S flat cable (shown in Figure B-3) between the distribution panel and the M7500 module, providing a point-to-point connection. Complete the physical installation by neatly dressing and attaching the cable.

To connect a modem, use a standard modem cable, either a BC22E or a BC22F. Either cable will connect the modem to a 25-pin cinch connector (see Figure B-4) on a 70-20863 cable assembly.

B.3.2.2 BA11-S – After configuring the distribution panel, use plate 74-28684-01 to mount it into one of the slots J12 to J15 on the H349 connector panel (see Figure B-5).

Select the correct BC08S cable:

- 30-inch length BC08S-2F for processors in BA11-S

Then connect the cable (shown in B-3) between the distribution panel and the M7500 module, providing a point-to-point connection. To do this, make sure that one connector end has the ribbed side up, the other end the smooth side up. Complete the physical installation by neatly dressing and attaching the cable.

To connect a modem, use a standard modem cable, either a BC22E or a BC22F. Either cable will connect the modem to a 25-pin cinch connector (see Figure B-4) on a 70-20863 cable assembly.



USE ONE OF THE J12 TO J15 SLOTS TO MOUNT THE DISTRIBUTION PANEL WITH THE PLATE

RD1919

Figure B-5 Distribution Panel Installation in BA11-S

B.3.3 Installation Checklist

1. Make space available on the cabinet frame for the 70-20863 distribution panel.

2. Configure the 70-20863 distribution panel.

3. Install the 70-20863 distribution panel (using the plate 74-28684-01 in BA11-S).

4. Install and connect the BC08S cable.

B.4 TEST CONNECTORS

Two test connectors are supplied in the cabinet kit.

- H3255 is for the M7500 line unit module internal test.
- H325 is the external loopback connector for the RS-232-C interface.

APPENDIX C
INSTALLATION FOR RS-422-A VERSIONS

C.1 SCOPE

This appendix explains how to install cabinet kits for the versions CK-KMV1A-EA, CK-KMV1A-EB, CK-KMV1A-EC.

C.2 COMPONENTS OF THE PACKAGE

KMV1A-M

- MP015801 — Customer print set
- EK-KMV1A-TM — Technical Manual
- EK-KMV1A-UG — User Guide
- M7500 — Line unit module
- H3255 — Module test connector

CK-KMV1A-Ex

- H3251 — Cable loopback connector for RS-422-A
- 70-22234-0 — Distribution panel for RS-422-A
- BC08S-01 — Internal cable for use on MicroPDP-11, PDP-11/73, or MicroVAX II in BA23 (CK-KMV1A-EB)
- BC08S-2F — Internal cable for use on PDP-11/23+ (CK-KMV1A-EC), on PDP-11/23S or MicroVAX II in BA123 (CK-KMV1A-EA)
- 74-28684-01 — Plate for use only on PDP-11/23+ (CK-KMV1A-EC only)

See Figure C-1 for a general view of these elements.

For more information on these part numbers see Appendix A.

C.3 ASSEMBLY CONSIDERATIONS

The modem cable assemblies are designed to be mounted on the H3012 patch and filter assembly. This assembly is normally provided with PDP-11/23S or MicroPDP-11 systems. In order to install the modem cable assembly, one of the slots on the H3012 must be available.

For the PDP-11/23+, a mechanical adapter, part number 74-28684-01, is necessary to mount the distribution panel on the H349 bulkhead connector panel. One of slots J12 to J15 on the H349 must be available.



Figure C-1 General Cabinet Kit Diagram

C.3.1 Distribution Panel Installation

C.3.1.1 PDP-11/23S, MicroPDP-11, PDP-11/73, Or MicroVAX II (CK-KMV1A-EA, CK-KMV1A-EB) – After configuring the distribution panel, mount it into an available slot on the I/O connection panel (the appropriate slots are marked "B" in Figure C-2).



Figure C-2 Distribution Panel Installation

Select the correct BC08S cable:

- 12-inch length BC08S-01 for Micro PDP-11, PDP-11/73, or MicroVAX II in BA23
- 30-inch length BC08S-2F for PDP-11/23S or MicroVAX II in BA123

Then connect the BC08S flat cable (shown in Figure C-3) between the distribution panel and the M7500 module, providing a point-to-point connection. Complete the physical installation by neatly dressing and attaching the cable.

To connect a modem, use the standard BC55D modem cable. This cable willl connect the modem to a 37-pin cinch connector (see Figure C-4) on a 70-22234-0 cable assembly.

C.3.1.2 PDP-11/23+ (CK-KMV1A-EC) – After configuring the distribution panel, use plate 74-28684-01 to mount it into one of the slots J12 to J15 on the H349 connector panel (see Figure C-5).

Select the longest BC08S cable (BC08S-2F, 30 inches). Then connect the cable (shown in Figure C-3) between the distribution panel and the M7500 module, providing a point-to-point connection. To do this, make sure that one connector end has the ribbed side up, the other end the smooth side up. Complete the physical installation by neatly dressing and attaching the cable.

To connect a modem, use the standard BC55D modem cable. This cable will connect the modem to a 37-pin cinch connector (see Figure C-4) on a 70-22234-0 cable assembly.



Figure C-3 BC08S Internal Cable



Figure C-4 BC55D Modem Cable



Figure C-5 Distribution Panel Installation on the PDP-11/23+

C.3.2 Installation Checklist

1. Make space available on the cabinet frame for the 70-22234-0 distribution panel.
2. Install the distribution panel (using the plate 74-28684-01 for the CK-KMV1A-EC).
3. Install and connect the BC08S cable.

C.3.3 Unused Items

The following items are not used.

On MicroPDP-11, PDP-11/73, and MicroVAX II in BA23:

74-28684-01 adapter plate

BC08S-2F internal cable

On PDP-11/23S and MicroVAX II in BA123:

74-28684-01 adapter plate

BC08S-01 internal cable

On PDP-11/23+: BC08S-01 internal cable

C.4 TEST CONNECTORS

Two test connectors are supplied in the cabinet kit.

- H3255 is for the M7500 line unit module internal test.
- H3251 is the external loopback connector for the RS-422-A interface.

APPENDIX D
INSTALLATION FOR RS-423-A VERSIONS

D.1 SCOPE

This appendix explains how to install cabinet kits for the versions CK-KMV1A-FA, CK-KMV1A-FB, CK-KMV1A-FC.

D.2 COMPONENTS OF THE PACKAGE

KMV1A-M

- MP0158501 — Customer Print set
- EK-KMV1A-TM — Technical Manual
- EK-KMV1A-UG — User Guide
- M7500 — Line unit module
- H3255 — Module test connector

CK-KMV1A-Fx

- H3251 — Cable loopback connector for RS-423-A
- 70-20864 — Distribution panel for RS-423-A
- BC08S-01 — Internal cable for use on MicroPDP-11, PDP-11/73, or MicroVAX II in BA23 (CK-KMV1A-FB)
- BC08S-2F — Internal cable for use on PDP-11/23+ (CK-KMV1A-FC), on PDP-11/23S or MicroVAX II in BA123 (CK-KMV1A-FA)
- 74-28684-01 — Plate for use only on PDP-11/23+ (CK-KMV1A-FC only)

See Figure D-1 for a general view of these elements.

For more information on these part numbers see Appendix A.

D.3 ASSEMBLY CONSIDERATIONS

The modem cable assemblies are designed to be mounted on the H3012 patch and filter assembly. This assembly is normally provided with PDP-11/23S, MicroPDP-11, PDP-11/73, or MicroVAX II systems. In order to install the modem cable assembly, one of the slots on the H3012 must be available.

For the PDP-11/23+, a mechanical adapter, part number 74-28684-01, is necessary to mount the distribution panel on the H349 bulkhead connector panel. One of slots J12 to J15 on the H349 must be available.



Figure D-1 General Cabinet Kit Diagram

D.3.1 Distribution Panel Installation

D.3.1.1 PDP-11/23S, MicroPDP-11, PDP11/73, Or MicroVAXII (CK-KMV1A-FA, CK-KMV1A-FB) – After configuring the distribution panel, mount it into an available slot on the I/O connection panel (the appropriate slots are marked 'B' in Figure D-2).



Figure D-2 Distribution Panel Installation

Select the correct BC08S cable:

- 12-inch length BC08S-01 for MicroPDP-11, PDP-11/73, or MicroVAX II in BA23
- 30-inch length BC08S-2F for PDP-11/23S or MicroVAX II in BA123



Figure D-3 BC08S Internal Cable



Figure D-4 BC55D Modem Cable

Then connect the BC08S flat cable (shown in Figure D-3 between the distribution panel and the M7500 module, providing a point-to-point connection. Complete the physical installation by neatly dressing and attaching the cable).

To connect a modem, use the standard BC55D modem cable. This cable will connect the modem to a 37-pin cinch connector (see Figure D-4) on a 70-20864 cable assembly.

D.3.1.2 PDP-11/23+ (CK-KMV1A-FC) – After configuring the distribution panel, use plate 74-28684-01 to mount it into one of the slots J12 to J15 on the H349 connector panel (see Figure D-5.

Select the longest BC08S cable (BC08S-2F, 30 inches). Then connect the cable (shown in Figure D-3) between the distribution panel and the M7500 module, providing a point-to-point connection. To do this, make sure that one connector end has the ribbed side up, the other end the smooth side up. Complete the physical installation by neatly dressing and attaching the cable.

To connect a modem, use the standard BC55D modem cable. This cable will connect the modem to a 37-pin cinch connector (see Figure D-4) on a 70-20864 cable assembly.



Figure D-5 Distribution Panel Installation on the PDP-11/23+

D.3.2 Installation Checklist

1. Make space available on the cabinet frame for the 70-20864 distribution panel.
2. Install the distribution panel (using the plate 74-28684-01 for the CK-KMV1A-FC).
3. Install and connect the BC08S cable.

D.3.3 Unused Items

The following items are not used.

On MicroPDP-11, PDP-11/73, or MicroVAX II in BA23:

74-28684-01 adapter plate

BC08S-2F internal cable

On PDP-11/23S or MicroVAXII in BA123:

74-28684-01 adapter plate

BC08S-01 internal cable

On PDP-11/23+: BC08S-01 internal cable

D.4 TEST CONNECTORS

Two test connectors are supplied in the cabinet kit.

- H3255 is for the M7500 line unit module internal test.
- H3251 is the external loopback connector for the RS-423-A interface.