# VAX MACRO and Instruction Set Reference Manual

Order Number: AA-Z700A-TE

### September 1984

This document discusses the features of the VAX MACRO instruction set and assembler. It includes a detailed description of MACRO directives and instructions, as well as a discussion of MACRO source program syntax.

**Revision/Update Information:** 

This is a new manual.

**Software Version:** 

VAX/VMS Version 4.0

digital equipment corporation maynard, massachusetts

### September 1984

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may be used or copied only in accordance with the terms of such license.

No responsibility is assumed for the use or reliability of software on equipment that is not supplied by Digital Equipment Corporation or its affiliated companies.

Copyright ©1984 by Digital Equipment Corporation

All Rights Reserved. Printed in U.S.A.

The postpaid READER'S COMMENTS form on the last page of this document requests the user's critical evaluation to assist in preparing future documentation.

The following are trademarks of Digital Equipment Corporation:

DEC DIBOL **UNIBUS** VAX DEC/CMS EduSystem **VAXcluster** DEC/MMS IAS **MASSBUS VMS DECnet** DECsystem-10 PDP DECSYSTEM-20 **PDT DECUS RSTS DECwriter** RSX

ZK-2312

This document was prepared using an in-house documentation production system. All page composition and make-up was performed by TEX, the typesetting system developed by Donald E. Knuth at Stanford University. TEX is a registered trademark of the American Mathematical Society.

### **Contents PREFACE** xvii **NEW AND CHANGED FEATURES** xix **VAX MACRO LANGUAGE SECTION 1** INTRODUCTION 1-1 **SECTION 2 MACRO SOURCE STATEMENT FORMAT** 2-1 2.1 LABEL FIELD 2-2 2.2 **OPERATOR FIELD** 2-3 2.3 **OPERAND FIELD** 2-3 2.4 **COMMENT FIELD** 2-3 **SECTION 3 THE COMPONENTS OF MACRO SOURCE STATEMENTS** 3-1 3.1 **CHARACTER SET** 3-1 3.2 **NUMBERS** 3-3 3.2.1 Integers \_\_ 3-3 3.2.2 Floating-Point Numbers \_\_\_\_\_ 3-3 3.2.3 Packed Decimal Strings \_ 3-4 3.3 **SYMBOLS** 3-4 3.3.1 Permanent Symbols \_\_\_ 3-5

User-Defined Symbols and Macro Names \_

Determining Symbol Values \_\_

3.3.2

3.3.3

3-5

3-6

3.4	LOCAL LABELS	
3.5	TERMS AND EXPRESSIONS	3-9
3.6	UNARY OPERATORS	3-10
	3.6.1 Radix Control Operators	3-11
	3.6.2 Textual Operators	3-12
	3.6.2.1 ASCII Operator • 3-12	
	3.6.2.2 Register Mask Operator • 3-13	0.44
	3.6.3 Numeric Control Operators  3.6.3.1 Floating-Point Operator • 3-14	3-14
	3.6.3.2 Complement Operator • 3-14	
3.7	BINARY OPERATORS	3-15
	3.7.1 Arithmetic Shift Operator	3-15
	3.7.2 Logical AND Operator	3-16
	3.7.3 Logical Inclusive OR Operator	3-16
	3.7.4 Logical Exclusive OR Operator	3-16
3.8	DIRECT ASSIGNMENT STATEMENTS	3-16
3.9	CURRENT LOCATION COUNTER	3-17
CTION 4	MACRO ARGUMENTS AND STRING OPERATORS	4-1
4.1	ARGUMENTS IN MACROS	4-1
4.2	DEFAULT VALUES	4-2
4.3	KEYWORD ARGUMENTS	4-2
4.4	STRING ARGUMENTS	4-3
4.5	ARGUMENT CONCATENATION	4-5

4.7		CREATED LOCAL LABELS			4-6
	4.8	MACR	O STRING OPERATORS		4-7
		4.8.1	%LENGTH Operator		4-7
		4.8.2	%LOCATE Operator		4-8
		4.8.3	%EXTRACT Operator		4-9
SEC	CTION 5	MAC	RO ADDRESSING MODES		5-1
	5.1	GENEF	RAL REGISTER MODES		5-1
		5.1.1	Register Mode		5-4
		5.1.2	Register Deferred Mode		5-5
		5.1.3	Autoincrement Mode		5-5
		5.1.4	Autoincrement Deferred Mode		5-6
		5.1.5	Autodecrement Mode		5-7
		5.1.6	Displacement Mode		5-7
		5.1.7	Displacement Deferred Mode		5-9
		5.1.8	Literal Mode		5-10
	5.2	PROGI	RAM COUNTER MODES		5-12
		5.2.1	Relative Mode		5-12
		5.2.2	Relative Deferred Mode		5-13
		5.2.3	Absolute Mode		5-14
		5.2.4	Immediate Mode		5-14
		5.2.5	General Mode		5-16
	5.3	INDEX	MODE		5-16
	5.4	BRANG	CH MODE		5-19
SEC	CTION 6	MAC	RO ASSEMBLER DIRECTIVES		6-1
			.ADDRESS	6-4	
			.ALIGN	6-5	
			ASCIX	6-7	
			ASCIC	6-8	
			ASCID	6-9	
			.ASCII	6-10	
			ASCIZ	6-11	
			.BLKX	6-12	
			BYTE	6-14	
			·-·-	- 1 -	

.CROSS AND .NOCROSS	6-16
.DEBUG	6-18
.DEFAULT	6-19
.D_FLOATING AND .DOUBLE	6-20
.DISABLE	6-21
.ENABLE	6-22
.END	6-25
.ENDC	6-26
.ENDM	6-27
.ENDR	6-28
.ENTRY	6-29
.ERROR	6-31
.EVEN	6-32
.EXTERNAL	6-33
.F_FLOATING AND .FLOAT	6-34
.G_FLOATING	6-35
.GLOBAL	6-36
.H_FLOATING	6-37
.IDENT	6-38
.IF	6-39
.IF_X	6-42
.IIF	6-45
.IRP	6-46
.IRPC	6-48
.LIBRARY	6-50
.LINK	6-51
LIST	6-54
.LONG	6-55
.MACRO	6-56
.MASK	6-58
.MCALL	6-59
.MDELETE	6-60
.MEXIT	6-61
.NARG	6-62
.NCHR	6-63
.NLIST	6-64
.NOCROSS	6-65
.NOSHOW	6-66
.NTYPE	6-67
.OCTA	6-69
.ODD	6-70
.OPDEF	6-71
.PACKED	6-73

.PAGE	6-74
.PRINT	6-75
.PSECT	6-76
.QUAD	6-80
.REFN	6-81
REPEAT	6-82
.RESTORE_PSECT	6-84
.SAVE_PSECT	6-85
.SHOW AND .NOSHOW	6-87
.SIGNED_BYTE	6-89
.SIGNED_WORD	6-90
.SUBTITLE	6-92
.TITLE	6-93
.TRANSFER	6-94
.WARN	6-96
.WEAK	6-97
.WORD	6-98

# **VAX DATA TYPES AND INSTRUCTION SET**

SECTION	7 TERMINOLOGY AND CONVENTIONS	
SECTION	7 TERMINOLOGY AND CONVENTIONS	7-1
7.1	NUMBERING	7-1
7.2	UNPREDICTABLE AND UNDEFINED	7-1
7.3	RANGES AND EXTENTS	7-1
7.4	MBZ	7-1
7.5	RESERVED	7-2
7.6	FIGURE DRAWING CONVENTIONS	7-2

ION 8	BASIC	CARCHITECTURE	8-1
8.1	ADDRE	SSING	8-1
8.2	DATA 1	TYPES	8-1
	8.2.1	Byte	8-1
	8.2.2	Word	8-1
	8.2.3	Longword	8-2
	8.2.4	Quadword	8-2
	8.2.5	Octaword	8-3
	8.2.6	F_floating	8-3
	8.2.7	D_floating	8-4
	8.2.8	G_floating	8-4
	8.2.9	H_floating	
	8.2.10	Variable-Length Bit Field	8-5
	8.2.11	Character String	8-6
	8.2.12	Trailing Numeric String	8-7
	8.2.13	Leading Separate Numeric String	8-9
	8.2.14	Packed Decimal String	8-10
8.3	PROCE	SSOR STATUS WORD	8-11
	8.3.1	C bit	8-11
	8.3.2	V bit	8-12
	8.3.3	Z bit	
	8.3.4	N bit	8-12
	8.3.5	T bit	8-12
	8.3.6	IV bit	
	8.3.7	FU Bit	8-12
	8.3.8	DV bit	8-12
8.4	PERMA	ANENT EXCEPTION ENABLES	8-13
	8.4.1	Divide by Zero	8-13
	8.4.2	Floating Overflow	
8.5	INSTRU	JCTION AND ADDRESSING MODE FORMATS	8-13
	8.5.1	Opcode Formats	<b>8-13</b>
	8.5.2	Operand Specifiers	
8.6	GENER	AL ADDRESSING MODE FORMATS	8-14
	8.6.1	Register Mode	8-15
	8.6.2	Register Deferred Mode	
	8.6.3	Autoincrement Mode	8-16

		8.6.4 Autoincrement Deferred Mode  8.6.5 Autodecrement Mode  8.6.6 Displacement Mode  8.6.7 Displacement Deferred Mode  8.6.8 Literal Mode  8.6.9 Index Mode			8-16 8-17 8-17 8-18 8-19 8-21
	8.7	SUMN	IARY OF GENERAL MODE ADDRESSING		8-22
	8.8	BRANG	CH MODE ADDRESSING FORMATS		8-24
SECT	ION 9	VAX	INSTRUCTION SET		9-1
	9.1	INTRO	DUCTION		9-1
		9.1.1	MicroVAX Architecture		9-1
	9.2	INSTR	UCTION DESCRIPTIONS		9-2
		9.2.1	Operand Specifier Notation		9-3
		9.2.2	Operation Description Notation		9-4
	9.3	INTEG	ER ARITHMETIC AND LOGICAL INSTRUCTIONS		9-6
			ADAWI	9-8	
			ADD	9-9	
			ADWC	9-10	
			ASH	9-11	
			BIC	9-12	
			BIS	9-13	
			BIT	9-14	
			CLR	9-15	
			CMP	9-16	
			CVT	9-17	
			DEC	9-18	
			DIV	9-19	
			EDIV	9-20	
			EMUL	9-21	
			INC	9-22	
			MCOM	9-23	
			MNEG	9-24	
			MOV	9-25	
			MOVZ	9-26	

	MUL	9-27	
	PUSHL	9-28	
	ROTL	9-29	
	SBWC	9-30	
	SUB	9-31	
	TST	9-32	
	XOR	9-33	
9.4	ADDRESS INSTRUCTIONS		9-34
	MOVA	9-35	
	PUSHA	9-36	
9.5	VARIABLE-LENGTH BIT FIELD INSTRUCTIONS		9-37
	CMP	9-39	
	EXT	9-40	
	FF	9-41	
	INSV	9-42	
9.6	CONTROL INSTRUCTIONS		9-43
	ACB	9-45	
	AOBLEQ	9-47	
	AOBLSS	9-48	
	В	9-49	
	BB	9-51	
	BB	9-52	
	BB	9-53	
	BLB	9-54	
	BR	9-55	
	BSB	9-56	
	CASE	9-57	
	JMP	9-58	
	JSB	9-59	
	RSB	9-60	
	SOBGEQ	9-61	
	SOBGTR	9-62	
9.7	PROCEDURE CALL INSTRUCTIONS		9-63
	CALLG	9-65	
	CALLS	9-67	
	RET	9-69	

9.8	MISCE	LLANEOUS INSTRUCTIONS		9-70
		BICPSW	9-71	
		BISPSW	9-72	
		BPT	9-73	
		HALT	9-74	
		INDEX	9-75	
		MOVPSL	9-77	
		NOP	9-78	
		POPR	9-79	
		PUSHR	9-80	
		XFC	9-81	
9.9	QUEUE	INSTRUCTIONS		9-82
	9.9.1	Absolute Queues		9-82
	9.9.2			9-85
	9.9.3	Instruction Descriptions		9-87
		INSQHI	9-88	
		INSQTI	9-90	
		INSQUE	9-92	
		REMQHI	9-94	
		REMQTI	9-96	
		REMQUE	9-98	
9.10	FLOAT	ING POINT INSTRUCTIONS		9-100
	9.10.1	Introduction		9-100
	9.10.2	Overview of the Instruction set		9-101
	9.10.3	Accuracy		9-102
	9.10.4	Instruction Descriptions		9-103
		ADD	9-105	
		CLR	9-106	
		CMP	9-107	
		CVT	9-108	
		DIV	9-111	
		EMOD	9-112	
		MNEG	9-114	
		MOV	9-115	
		MUL	9-116	
		POLY	9-117	
		SUB	9-120	
		TST	9-121	
9.11	CHARA	ACTER STRING INSTRUCTIONS		9-122

		CMPC	9-124	
		LOCC	9-126	
		MATCHC	9-127	
		MOVC	9-128	
		MOVTC	9-130	
		MOVTUC	9-131	
		SCANC	9-133	
		SKPC	9-134	
		SPANC	9-135	
9.12	CYCLIC	REDUNDANCY CHECK INSTRUCTION		9-136
		CRC	9-137	
9.13	DECIM	AL STRING INSTRUCTIONS		9-139
0.10		Decimal Overflow		9-140
		Zero Numbers		9-140
		Reserved Operand Exception		9-140
		UNPREDICTABLE Results		
		Packed Decimal Operations		
		Zero-Length Decimal Strings		
	9.13.7	Instruction Descriptions		9-141
		ADDP	9-143	
		ASHP	9-145	
		CMPP	9-147	
		CVTLP	9-148	
		CVTPL	9-149	
		CVTPS	9-150	
		CVTPT	9-152	
		CVTSP	9-154	
		CVTTP	9-155	
		DIVP	9-157	
		MOVP	9-159	
		MULP	9-160	
		SUBP	9-161	
		SOBF	3,101	
9.14	EDIT IN	STRUCTION		9-163
		EDITPC	9-164	
		EO\$ADJUST_INPUT	9-169	
		EO\$BLANK_ZERO	9-170	
		EO\$END	9-171	
		EO\$END_FLOAT	9-172	
			0.470	


9-174

	EO\$INSERT	9-175	
	EO\$LOAD_	9-176	
	EO\$MOVE	9-177	
	EO\$REPLACE_SIGN	9-178	
	EO\$_SIGNIF	9-179	
	EO\$STORE_SIGN	9-180	
9.15	OTHER VAX INSTRUCTIONS		9-181
	PROBEX	9-182	
	СНМ	9-184	
	REI	9-186	
	LDPCTX	9-187	
	SVPCTX	9-188	
	MTPR	9-189	
	MFPR	9-190	
	BUG	9-191	
APPENDIX	A ASCII CHARACTER SET		A-1
APPENDIX	B HEXADECIMAL/DECIMAL CONVI	RSION	B-1
B.1	HEXADECIMAL TO DECIMAL		B-1
B.2	DECIMAL TO HEXADECIMAL		B-1
B.3	POWERS OF 2 AND 16		B-2
PPENDIX	C VAX MACRO ASSEMBLER DIRECT LANGUAGE SUMMARY	TIVES AND	
			C-1
C.1	ASSEMBLER DIRECTIVES		C-1
C.1	ASSEMBLER DIRECTIVES  SPECIAL CHARACTERS		C-1
C.2	SPECIAL CHARACTERS  OPERATORS		C-1

**EO\$FLOAT** 

	C.3.2 Binary Operators	C-8
	C.3.3 Macro String Operators	C-8
C.4	ADDRESSING MODES	C-9
APPENDIX	D PERMANENT SYMBOL TABLE	D-1
D.1	OPCODES (ALPHABETIC ORDER)	D-1
D.2	OPCODES (NUMERIC ORDER)	D-10
INDEX		
FIGURES		
6–1	Using Transfer Vectors	6-9 <b>5</b>
TABLES		
3-1	Special Characters Used in VAX MACRO Statements	3-1
3-2	Separating Characters in VAX MACRO Statements	3-2
3-3	Unary Operators	3-10
3-4	Binary Operators	3-15
5-1	Addressing Modes	5-2
5-2	Floating-Point Literals	5-11
5–3	Index Mode Addressing	5-18
6–1	Summary of General Assembler Directives	6-1
6-2	Summary of Macro Directives	
6-3	.ENABLE and .DISABLE Symbolic Arguments	
6-4	Condition Tests for Conditional Assembly Directives	6-39
6-5	Operand Descriptors	
6–6	Program Section Attributes	
6-7	Default Program Section Attributes	
6–8	.SHOW and .NOSHOW Symbolic Arguments	
8-1	Representation of Least-Significant Digit and Sign	
8–2	Floating-Point Literals	
8–3	General Register Addressing	
8-4	Program Counter Addressing	
9-1	Summary of EDIT pattern operators	
A-1	Decimal, Hexadecimal, and ASCII Conversion	A-1

B-1	Hexadecimal/Decimal Conversion	
C-1	Assembler Directives	
C-2	Special Characters Used in VAX MACRO Statements	_
C-3	Unary Operators	
C-4	Binary Operators	
C-5	Macro String Operators	
C-6	Addressing Modes	
D-1	Opcodes and Functions	
D-2	One-Byte Opcodes	[
D-3	Two-Byte Opcodes	Г



# **Preface**

This manual describes the VAX MACRO language and the VAX instruction set. It includes the format and function of each feature of the language. The VAX-11 Architecture Reference Manual describes the instruction set in greater detail than it is presented in this volume.

### **Intended Audience**

This manual is intended for all programmers writing VAX MACRO programs. You should be familiar with assembly language programming, the VAX instruction set, and the VAX/VMS operating system before reading this manual.

### **Structure of This Document**

This manual is divided into two parts, each of which is subdivided into several sections.

Part I describes the VAX MACRO language.

- Section 1 introduces the features of the VAX MACRO language.
- Section 2 describes the format used in VAX MACRO source statements.
- Section 3 describes the components of VAX MACRO source statements:

The character set
Numbers
Symbols
Local labels
Terms and expressions
Unary and binary operators
Direct assignment statements
The current location counter

- Section 4 describes the arguments and string operators used with macros.
- Section 5 summarizes and gives examples of using the VAX MACRO addressing modes.
- Section 6 describes the VAX MACRO general assembler directives and the directives used in defining and expanding macros.

Part II describes the VAX data types, the instruction and addressing mode formats, and the instruction set.

- Section 7 summarizes the terminology and conventions used in the descriptions in Part II.
- Section 8 describes the basic VAX architecture, including:

Address space Data types Processor state Processor status word Permanent exception enables Instruction and addressing mode formats

 Section 9 describes the native-mode instruction set. The instructions are divided into groups according to their function, and are listed alphabetically within each group.

VAX MACRO and Instruction Set Reference Volume also contains four appendixes:

- Appendix A lists the ASCII character set that can be used in VAX MACRO programs.
- Appendix B gives rules for hexadecimal/decimal conversion.
- Appendix C summarizes the general assembler and macro directives (in alphabetical order), special characters, unary operators, binary operators, and addressing modes.
- Appendix D lists alphabetically and by opcode the permanent symbols (instruction set) defined for use with VAX MACRO.

### **Associated Documents**

The following documents are relevant to VAX MACRO programming:

- VAX-11 Architecture Reference Manual
- VAX/VMS DCL Dictionary
- The descriptions of the VAX/VMS Linker and Symbolic Debugger in the VAX/VMS Utilities Reference Volume
- VAX/VMS System Routines Reference Volume

### **Conventions Used in This Document**

The following conventions are observed in this manual, as in the other VAX documents:

Convention	Meaning
UPPERCASE WORDS AND LETTERS	Uppercase words and letters used in format examples indicate that you should type the word or letter exactly as shown.
lowercase words and letters	Lowercase words and letters used in format examples indicate that you are to substitute a word or value of your choice.
[]	Square brackets indicate that the enclosed item is optional.
	A horizontal ellipsis indicates that the preceding item(s) can be repeated as necessary.
	A vertical ellipsis indicates that not all of the statements in an example or figure are shown.

# **New and Changed Features**


This manual describes Version 4.00 of VAX MACRO. The following sections describe technical changes that have been made since Version 3.00, and changes to the documentation.

### **Changes to VAX MACRO**

- The assembler now suppresses generation of the . BLANK . program section when the . BLANK . program section has not been referenced.
- There is a new directive, .LINK. The .LINK directive allows you to include linker option records in an object module produced by VAX MACRO. The qualifiers for the .LINK directive perform functions similar to the functions performed by the same qualifiers for the DCL command LINK.


### Changes to the Documentation of VAX MACRO

- The descriptions of the general assembler directives and the directives used in macros have been combined into one section (Section 6). The descriptions of these assembler directives are organized in alphabetical order.
- The VAX data types and the instruction set are described in Sections 7, 8, and 9 of this manual.



# **VAX MACRO Language**

Part I provides an overview of the features of the VAX MACRO language, and includes an introduction to the structure and components of VAX MACRO source statements. Part I also contains a detailed discussion of the VAX MACRO addressing modes, general assembler directives, and macro directives.



# 1 Introduction

The VAX MACRO programming language is an assembly language for programming VAX computers under the VAX/VMS operating system. Source programs written in the VAX MACRO programming language are translated into object (or binary) code by the VAX MACRO assembler, which produces an object module and, optionally, a listing file. The features of the language are introduced in this section.

VAX MACRO source programs consist of a sequence of source statements. These source statements may be any of the following:

- VAX native-mode instructions
- Direct assignment statements
- Assembler directives

Instructions manipulate data. They perform such functions as addition, data conversion, and transfer of control. Instructions are usually followed in the source statement by operands, which can be any kind of data needed for the operation of the instruction. The VAX instruction set is summarized in Appendix D of this volume and is described in detail in Section 9 and in the VAX-11 Architecture Reference Manual.

Direct assignment statements equate symbols to values.

Assembler directives guide the assembly process and provide tools for using the instructions. There are two classes of assembler directives: general assembler directives and macro directives.

General assembler directives can be used to perform the following operations:

- Store data or reserve memory for data storage
- Control the alignment of parts of the program in memory
- Specify the methods of accessing the sections of memory in which the program will be stored
- Specify the entry point of the program or a part of the program
- Specify the way in which symbols will be referenced
- Specify that a part of the program is to be assembled only under certain conditions
- Control the format and content of the listing file
- Display informational messages
- Control the assembler options that are used to interpret the source program
- Define new opcodes

### Introduction

Macro directives are used to define macros and repeat blocks. They allow you to perform the following operations:

- Repeat identical or similar sequences of source statements throughout a program
- Use string operators to manipulate and test the contents of source statements

Use of macros and repeat blocks helps minimize programmer errors and speeds the debugging process.

# **MACRO Source Statement Format**

A source program consists of a sequence of source statements, which the assembler interprets and processes, one at a time, generating object code or performing a specific assembly-time process. A source statement can occupy one source line or can extend onto several source lines. Each source line can be up to 132 characters long; however, to ensure that the source line fits (with its binary expansion) on one line in the listing file, no line should exceed 80 characters.

MACRO statements can consist of up to four fields.

- Label field—symbolically defines a location in a program.
- Operator field—specifies the action to be performed by the statement; this field can be an instruction, an assembler directive, or a macro call.
- Operand field—contains the instruction operand(s) or the assembler directive argument(s) or the macro argument(s).
- Comment field—contains a comment that explains the meaning of the statement; this field does not affect program execution.

The label field and the comment field are optional. The label field ends with a colon (:) and the comment field starts with a semicolon (;). The operand field must conform to the format of the instruction, directive, or macro specified in the operator field.

Although statement fields can be separated by either a space or a tab (see Table 3-2), formatting statements with the tab character is recommended for consistency and clarity. By DIGITAL convention, tab characters are used to separate the statement fields.

Field	Begins in Column	Tab Characters to Reach Column		
Label	1	0		
Operator	9	1		
Operand	17	2		
Comment	41	5		

### For example:

	.TITLE	ROUT1	
	. ENTRY	START, ^M<>	; Beginning of routine
	CLRL	RO	; Clear register
LABT:	SUBL3	#10,4(AP),R2	; Subtract 10
LAB2:	BRB	CONT	: Branch to another routine

A single statement can be continued on several lines by using a hyphen (-) as the last nonblank character before the comment field, or at the end of line (when there is no comment). For example:

LAB1: MOVAL W^BOO\$AL\_VECTOR,- ; Save boot driver RPB\$L\_IOVEC(R7)

### **MACRO Source Statement Format**

VAX MACRO treats the preceding statement as equivalent to the following statement:

```
LAB1: MOVAL W^BOO$AL_VECTOR, RPB$L_IOVEC(R7); Save boot driver
```

A statement can be continued at any point. Permanent and user-defined symbol names, however, should not be continued on two lines. If a symbol name is continued and the first character on the second line is a tab or a blank, the symbol name will be terminated at that character. Section 3.3 describes symbols in detail.

Note that when a statement occurs in a macro definition (see Sections 4 and 6), the statement cannot contain more than 1000 characters.

Blank lines are legal, but they have no significance in the source program except that they terminate a continued line.

The following sections describe each of the statement fields in detail.

### 2.1 Label Field

A label is a user-defined symbol that identifies a location in the program. The symbol is assigned a value equal to the location counter at the location in the program section in which the label occurs. The user-defined symbol name can be up to 31 characters long and can contain any alphanumeric character and the underscore (\_), dollar sign (\$), and period (.) characters. Section 3.3.2 describes the rules for forming user-defined symbol names in more detail.

If a statement contains a label, the label must be in the first field on the line.

A label is terminated by a colon (:) or a double colon (::). A single colon indicates that the label is defined only for the current module (an internal symbol). A double colon indicates that the label is globally defined; that is, the label can be referenced by other object modules.

Once a label is defined, it cannot be redefined during the source program. If a label is defined more than once, VAX MACRO displays an error message when the label is defined and again when it is referenced.

If a label extends past column 7, it should be placed on a line by itself so that the operator field can start in column 9.

The following example illustrates some of the ways you can define labels:

```
EXP:
        . BLKL
              50
                       ; Table stores expected values
DATA:: .BLKW
                       ; Data table accessed by store
                         routine in another module
EVAL:
       CLRL
               RO
                        ; Routine evaluates expressions
ERROR_IN_ARG:
                       ; The arg-list contains an error
               RO
        INCL
                           increment error count
TEST:: MOVO
               EXP,R1
                       ; This tests routine
                          referenced externally
TEST1: BRW
               EXIT
                        : Go to exit routine
```

The label field is also used for the symbol in a direct assignment statement (see Section 3.8).

**MACRO Source Statement Format** 

# 2.2 Operator Field

The operator field specifies the action to be performed by the statement. This field can contain an instruction, an assembler directive, or a macro call.

When the operator is an instruction, VAX MACRO generates the binary code for that instruction in the object module. The binary codes are listed in Appendix D; the instruction set is described in Section 9 and in the VAX–11 Architecture Reference Manual. When the operator is a directive, VAX MACRO performs certain control actions or processing operations during source program assembly; the assembler directives are described in Section 6. When the operator is a macro call, VAX MACRO expands the macro; macro calls are described in Section 4 and in Section 6 (.MACRO directive).

Either a space or a tab character may terminate the operator field; however, the tab is the recommended termination character.

# 2.3 Operand Field

The operand field can contain operands for instructions or arguments for either assembler directives or macro calls.

Operands for instructions identify the memory locations or the registers that are used by the machine operation. These operands specify the addressing mode for the instruction, as described in Section 5. The operand field for a specific instruction must contain the number of operands required by that instruction. See Section 9 and the VAX-11 Architecture Reference Manual for descriptions of the instructions and their operands.

Arguments for a directive must meet the format requirements of that directive. Section 6 describes the directives and the format of their arguments.

Operands for a macro must meet the requirements specified in the macro definition. See the description of the .MACRO directive in Section 6.

If two or more operands are specified, they should be separated by commas. VAX MACRO also allows a space or tab to be used as a separator for arguments to any directive that does not accept expressions (see Section 3.5 for a discussion of expressions.) However, a comma is required to separate operands for instructions and for directives that accept expressions as arguments.

The semicolon that starts the comment field terminates the operand field. If a line does not have a comment field, the operand field is terminated by the end of the line.

## 2.4 Comment Field

The comment field contains text that explains the function of the statement. Every line of code should have a comment. Comments do not affect assembly processing or program execution except for messages displayed during assembly by the .ERROR, .PRINT, and .WARN directives (see descriptions in Section 6).

The comment field must be preceded by a semicolon; it is terminated by the end of the line. The comment field can contain any printable ASCII character (see Appendix A).

### **MACRO Source Statement Format**

If a comment does not fit on one line, it can be continued on the next, but the continuation must be preceded by another semicolon. A comment can appear on a line by itself.

The text of a comment normally conveys the meaning rather than the action of the statement. The instruction MOVAL BUF\_PTR\_1,R7, for instance, should have a comment such as "Get pointer to first buffer" not "Move address of BUF\_PTR\_1 to R7."

### For example:

MOVAL STRING\_DES\_1,RO; Get address of string

; descriptor

MOVZWL (RO),R1 ; Get length of string MOVL 4(RO),RO ; Get address of string

# The Components of MACRO Source Statements

This chapter describes the components of VAX MACRO source statements:

- The character set
- Numbers
- Symbols
- Local labels
- Terms and expressions
- Unary and binary operators
- Direct assignment statements
- The current location counter

### 3.1 Character Set

The following characters can be used in VAX MACRO source statements:

- The letters of the alphabet, A through Z, uppercase and lowercase. Note that the assembler considers lowercase letters equivalent to uppercase letters except when they appear in ASCII strings.
- The digits 0 through 9.
- The special characters listed in Table 3–1.

Table 3-1 Special Characters Used in VAX MACRO Statements

Character	Character Name	Function
_	Underline	Character in symbol names
\$	Dollar sign	Character in symbol names
	Period	Character in symbol names, current location counter, and decimal point
:	Colon	Label terminator
=	Equal sign	Direct assignment operator and macro keyword argument terminator
	Tab	Field terminator
	Space	Field terminator
#	Number sign	Immediate addressing mode indicator
@	At sign	Deferred addressing mode indicator and arithmetic shift operator
,	Comma	Field, operand, and item separator

## The Components of MACRO Source Statements

Table 3-1 (Cont.) Special Characters Used in VAX MACRO Statements

Character	Character Name	Function
;	Semicolon	Comment field indicator
+	Plus sign	Autoincrement addressing mode indicator, unary plus operator, and arithmetic addition operator
_	Minus sign or hyphen	Autodecrement addressing mode indicator, unary minus operator, arithmetic subtraction operator, and line continuation indicator
	Asterisk	Arithmetic multiplication operator
/	Slash	Arithmetic division operator
&	Ampersand	Logical AND operator
1	Exclamation point	Logical inclusive OR operator
\	Backslash	Logical exclusive OR and numeric conversion indicator in macro arguments
^	Circumflex	Unary operators and macro argument delimiter
[]	Square brackets	Index addressing mode and repeat count indicators
()	Parentheses	Register deferred addressing mode indicators
<>	Angle brackets	Argument or expression grouping delimiters
?	Question mark	Created local label indicator in macro arguments
*	Apostrophe	Macro argument concatenation indicator
%	Percent sign	Macro string operators

Table 3–2 defines the separating characters used in VAX MACRO.

Table 3–2 Separating Characters in VAX MACRO Statements

Character	Character Name	Usage
	Space or tab	Separator between statement fields. Spaces within expressions are ignored.
,	Comma	Separator between symbolic arguments within the operand field. Multiple expressions in the operand field must be separated by commas.

### The Components of MACRO Source Statements

### 3.2 Numbers

Numbers can be integers, floating-point numbers, or packed decimal strings.

### 3.2.1 Integers

Integers can be used in any expression including expressions in operands and in direct assignment statements (Section 3.5 describes expressions).

### **Format**

snn

S

An optional sign: plus sign (+) for positive numbers (the default) or minus sign (–) for negative numbers.

### nn

A string of numeric characters that are legal for the current radix.

VAX MACRO interprets all integers in the source program as decimal unless the number is preceded by a radix control operator (see Section 3.6.1).

Integers must be in the range of -2,147,483,648 through +2,147,483,647 for signed data or in the range of 0 through 4,294,967,295 for unsigned data.

Negative numbers must be preceded by a minus sign; VAX MACRO translates such numbers into two's complement form. In positive numbers, the plus sign is optional.

# 3.2.2 Floating-Point Numbers

A floating-point number can be used in the .F\_FLOATING (.FLOAT), .D\_FLOATING, (.DOUBLE) .G\_FLOATING, and .H\_FLOATING directives (described in Section 6) or as an operand in a floating-point instruction. A floating-point number cannot be used in an expression or with a unary or binary operator except the unary plus, unary minus, and unary floating-point operator, ^F (F\_FLOATING). Sections 3.6 and 3.7 describe unary and binary operators.

A floating-point number can be specified with or without an exponent.

### **Formats**

Floating-point number without exponent:

snn

snn.nn

snn.

Floating-point number with exponent:

snnEsnn

snn.nnEsnn

snn.Esnn

### The Components of MACRO Source Statements

S

An optional sign.

#### nn

A string of decimal digits in the range of 0 through 9.

The decimal point can appear anywhere to the right of the first digit. However, note that a floating-point number cannot start with a decimal point because VAX MACRO will treat the number as a user-defined symbol (see Section 3.3.2).

Floating-point numbers can be single-precision (32-bit), double-precision (64-bit), or extended-precision (128-bit) quantities. The degree of precision is 7 digits for single-precision numbers, 16 digits for double-precision numbers, and 33 digits for extended-precision numbers.

The magnitude of a nonzero floating-point number cannot be smaller than approximately 0.29E-38 or greater than approximately 1.7E38.

Single-precision floating-point numbers can be rounded (by default) or truncated. The .ENABLE and .DISABLE directives (described in Section 6) control whether single-precision floating-point numbers are rounded or truncated. Double-precision and extended-precision floating-point numbers are always rounded.

Sections 8.2.6, 8.2.7, 8.2.8, and 8.2.9 describe the internal format of floating-point numbers.

# 3.2.3 Packed Decimal Strings

A packed decimal string can be used only in the .PACKED directive (described in Section 6).

### **Format**

snn

S

An optional sign.

### nn

A string containing up to 31 decimal digits in the range of 0 through 9.

A packed decimal string cannot have a decimal point or an exponent.

Section 8.2.14 describes the internal format of packed decimal strings.

### 3.3 Symbols

Three types of symbols can be used in VAX MACRO source programs: permanent symbols, user-defined symbols, and macro names.

### The Components of MACRO Source Statements

### 3.3.1 Permanent Symbols

Permanent symbols consist of instruction mnemonics (see Appendix D), VAX MACRO directives (see Section 6), and register names. Instruction mnemonics and directives need not be defined before being used in the operator field of a VAX MACRO source statement. Register names need not be defined before being used in the addressing modes (see Section 5).

Register names cannot be redefined; that is, a user-defined symbol cannot have one of the register names contained in the following list. The 16 general registers of the VAX processor can be expressed in a source program only as follows:

Register	
Name	Processor Register
RO	General register 0
R1	General register 1
R2	General register 2
•	
•	•
	•
R11	General register 11
R12 or AP	General register 12 or argument pointer. If R12 is used as an argument pointer, the name AP is recommended; if R12 is used as a general register, the name R12 is recommended.
FP	Frame pointer
SP	Stack pointer
PC	Program counter

Note that the symbols IV and DV are also permanent symbols, and cannot be redefined. These symbols are used in the register mask to set the integer overflow trap (IV) and the decimal string overflow trap (DV). See Section 3.6.2.2 for an explanation of their uses.

### 3.3.2 User-Defined Symbols and Macro Names

User-defined symbols can be used as labels or can be equated to a specific value by a direct assignment statement (see Section 3.8). These user-defined symbols also can be used in any expression (see Section 3.5).

The following rules govern the creation of user-defined symbols:

- User-defined symbols can be composed of alphanumeric characters, underlines (\_), dollar signs (\$), and periods (.). Any other character terminates the symbol.
- The first character of a symbol must not be a number.
- The symbol must be no more than 31 characters long and must be unique.

### The Components of MACRO Source Statements

In addition, by DIGITAL convention:

- The dollar sign (\$) is reserved for names defined by DIGITAL. This convention ensures that a user-defined name (which does not have a dollar sign) will not conflict with a DIGITAL-defined name (which does have a dollar sign).
- The period (.) should not be used in any global symbol name (see Section 3.3.3) because other languages, such as FORTRAN, do not allow periods in symbol names.

Macro names follow the same rules and conventions as user-defined symbols. (See the description of the .MACRO directive in Section 6 for more information on macro names.) User-defined symbols and macro names do not conflict; that is, the same name can be used for a user-defined symbol and a macro. However, to avoid confusion, user-defined symbols and macros should be given different names.

# 3.3.3 Determining Symbol Values

The value of a symbol depends on its use in the program. VAX MACRO uses a different method to determine the values of symbols in the operator field than it uses to determine the values of symbols in the operand field.

A symbol in the operator field can be either a permanent symbol or a macro name. VAX MACRO searches for a symbol definition in the following order:

- 1 Previously defined macro names
- **2** User-defined opcode (see the .OPDEF description in Section 6)
- 3 Permanent symbols (instructions and directives)
- 4 Macro libraries

This search order allows permanent symbols to be redefined as macro names. If a symbol in the operator field is not defined as a macro or a permanent symbol, the assembler displays an error message.

A symbol in the operand field must be either a user-defined symbol or a register name.

User-defined symbols can be either local (internal) symbols or global (external) symbols. Whether symbols are local or global depends on their use in the source program.

A local symbol can be referenced only in the module in which it is defined. If local symbols with the same names are defined in different modules, the symbols are completely independent. The definition of a global symbol, however, can be referenced from any module in the program.

Normally, VAX MACRO treats all user-defined symbols as local when they are defined. However, a symbol definition can be explicitly declared to be global by any one of the following three methods:

- Use of the double colon (::) in defining a label (see Section 2.1)
- Use of the double equal sign (==) in a direct assignment statement (see Section 3.8)
- Use of the .GLOBAL, .ENTRY, or .WEAK directive (see Section 6)

### The Components of MACRO Source Statements

When a symbol is referenced within the module in which it is defined, VAX MACRO considers the reference internal. When a symbol is referenced within a module in which it is not defined, VAX MACRO considers the reference external (that is, the symbol is defined in another module). The .DISABLE directive can be used to make references to symbols not defined in the current module illegal. In this case, the .EXTERNAL directive must be used to specify that the reference is an external reference. See Section 6 for descriptions of the .DISABLE and .EXTERNAL directives.

### 3.4 Local Labels

Local labels are used to identify addresses within a block of source code.

### **Format**

nn\$

### nn

A decimal integer in the range of 1 through 65535.

Local labels can be used in the same way as user-defined symbol labels, with the following differences:

- Local labels cannot be referenced outside the block of source code in which they appear.
- Local labels can be reused in another block of source code.
- Local labels do not appear in the symbol tables and thus cannot be accessed by the VAX Symbolic Debugger.
- Local labels cannot be used in the .END directive (see Section 6).

By convention, local labels are positioned like statement labels: left-justified in the source text. Although local labels can appear in the program in any order, by convention, the local labels in any block of source code should be in numeric order.

Local labels are useful as branch addresses when the address is used only within the block. Local labels can be used to distinguish between addresses that are referenced only in a small block of code and addresses that are referenced elsewhere in the module. A disadvantage of local labels is that their numeric names cannot provide any indication of their purpose. Consequently, local labels should not be used to label sequences of statements that are logically unrelated; user-defined symbols should be used instead.

DIGITAL recommends that users create local labels only in the range of 1\$ to 29999\$ because the assembler automatically creates local labels in the range of 30000\$ to 65535\$ for use in macros (see Section 4.7).

The local label block in which a local label is valid is delimited by the following statements:

- A user-defined label
- A .PSECT directive (see Section 6)
- The .ENABLE and .DISABLE directives (see Section 6), which can extend a local label block beyond user-defined labels and .PSECT directives

### The Components of MACRO Source Statements

A local label block is usually delimited by two user-defined labels. However, the .ENABLE LOCAL\_BLOCK directive starts a local block that is terminated only by one of the following:

- A second .ENABLE LOCAL\_BLOCK directive
- A .DISABLE LOCAL\_BLOCK directive followed by a user-defined label or a .PSECT directive

Although local label blocks can extend from one program section to another, DIGITAL recommends that local labels in one program section not be referenced from another program section. User-defined symbols should be used instead.

Local labels can be preserved for future reference with the context of the program section in which they are defined; see the descriptions of the .SAVE\_PSECT [LOCAL\_BLOCK] directive and the .RESTORE\_PSECT directive in Section 6.

An example showing the use of local labels follows.

RPSUB:	MOVL	AMOUNT, RO	;	Start local label block
10\$:	SUBL2	DELTA, RO	;	Define local label 10\$
	BGTR	10\$	;	Conditional branch to
			;	local label
	ADDL2	DELTA, RO	;	Executed when RO not > 0
COMP:	MOVL	MAX,R1	;	End previous local label
	CLRL	R2	;	block and starts new one
10\$:	CMPL	RO,R1	;	Define new local label 10\$
	BGTR	20\$	;	Conditional branch to
			;	local label
	SUBL	INCR, RO	;	Executed when RO not > R1
	INCL	R2	;	
	BRB	10\$	;	Unconditional branch to
			;	local label
20\$:	MOVL	R2,COUNT	;	Define local label
	BRW	TEST	;	Unconditional branch to
			;	user-defined label
	. ENABLE	LOCAL_BLOCK	;	Start local label block that
ENTR1:	POPR	#^M <ro,r1,r2></ro,r1,r2>	;	will not be terminated
	ADDL3	RO,R1,R3	;	by a user-defined label
	BRB	10\$	;	Branch to local label that appears
			;	after a user-defined label
ENTR2:	SUBL2	R2,R3	;	Does not start a new
			;	local label block
10\$:	SUBL2	R2,R3	;	Define local label
	BGTR	20\$	;	Conditional branch to
			i	local label
	INCL	RO	;	Executed when R2 not > R3
	BRB	NEXT	;	Unconditional branch to
			i	user-defined label
20\$:	DECL	RO		Define local label
		E LOCAL_BLOCK	;	Directive followed by user-
NEXT:	CLRL	R4	;	defined label terminates
			;	local label block

### The Components of MACRO Source Statements

# 3.5 Terms and Expressions

A term can be any one of the following:

- A number
- A symbol
- The current location counter (see Section 3.9)
- A textual operator followed by text (see Section 3.6.2)
- Any of the previously noted items, preceded by a unary operator (see Section 3.6)

VAX MACRO evaluates terms as longword (4-byte) values. If an undefined symbol is used as a term, the linker determines the value of the term. The current location counter (.) has the value of the location counter at the start of the current operand.

Expressions are combinations of terms joined by binary operators (see Section 3.7) and evaluated as longword (4-byte) values. VAX MACRO evaluates expressions from left to right with no operator precedence rules. However, angle brackets ( <> ) can be used to change the order of evaluation. Any part of an expression that is enclosed in angle brackets is first evaluated to a single value, which is then used in evaluating the complete expression. For example, the expressions A\*B+C and A\* <B+C> are different. Angle brackets can also be used to apply a unary operator to an entire expression, such as -<A+B>.

Note that unary operators are considered part of a term; thus, VAX MACRO performs the action indicated by a unary operator before it performs the action indicated by any binary operator.

Expressions fall into three categories: relocatable, absolute, and external (global).

- An expression is relocatable if its value is fixed relative to the start of the program section in which it appears. The current location counter is relocatable in a relocatable program section.
- An expression is absolute if its value is an assembly-time constant. An
  expression whose terms are all numbers is absolute. An expression that
  consists of a relocatable term minus another relocatable term from the
  same program section is absolute, since such an expression reduces to an
  assembly-time constant.
- An expression is external if it contains one or more symbols that are not defined in the current module.

Any type of expression can be used in most MACRO statements, but restrictions are placed on expressions used in:

- .ALIGN alignment directives
- .BLKx storage allocation directives
- .IF and .IIF conditional assembly block directives
- REPEAT repeat block directives
- OPDEF opcode definition directives
- .ENTRY entry point directives

### The Components of MACRO Source Statements

- .BYTE, .LONG, .WORD, .SIGNED\_BYTE, and .SIGNED\_WORD directive repetition factors
- Direct assignment statements (see Section 3.8)

See Section 6 for descriptions of the directives listed in the preceding list.

Expressions used in these directives and in direct assignment statements can only contain symbols that have been previously defined in the current module. They cannot contain either external symbols or symbols defined later in the current module. In addition, the expressions in these directives must be absolute. Expressions in direct assignment statements can be relocatable.

An example showing the use of expressions follows.

A = 2\*100; 2\*100 is an absolute expression .BLKB A+50 ; A+50 is an absolute expression and contains no undefined symbols LAB: . BLKW A ; LAB is relocatable HALF = LAB+<A/2>; LAB+<A/2> is a relocatable ; expression and contains no undefined symbols LAB2: .BLKB LAB2-LAB ; LAB2-LAB is an absolute expression ; and contains no undefined symbols but contains the symbol LAB3 that is defined later in this module LAB3: .WORD TST+LAB+2; TST+LAB+2 is an external expression ; because TST is an external symbol

# 3.6 Unary Operators

A unary operator modifies a term or an expression, and indicates an action to be performed on that term or expression. Expressions modified by unary operators must be enclosed in angle brackets. Unary operators can be used to indicate whether a term or expression is positive or negative (if unary plus or minus is not specified, the value is assumed to be plus, by default). In addition, unary operators perform radix conversion, textual conversion (including ASCII conversion), and numeric control operations, as described in the following sections. Table 3–3 summarizes the unary operators.

Table 3-3 Unary Operators

Unary Operator	Operator Name	Example	Operation
+	Plus sign	+A	Results in the positive value of A
_	Minus sign	-A	Results in the negative (two's complement) value of A
^B	Binary	^B11000111	Specifies that 11000111 is a binary number
^D	Decimal	^D127	Specifies that 127 is a decimal number

# The Components of MACRO Source Statements

Table 3-3 (Cont.) Unary Operators

Unary Operator	Operator Name	Example	Operation
^O	Octal	^O34	Specifies that 34 is an octal number
^X	Hexadecimal	^XFCF9	Specifies that FCF9 is a hexadecimal number
^A	ASCII	^A/ABC/	Produces an ASCII string; the characters between the matching delimiters are converted to ASCII representation
^M	Register mask	#^M <r3,r4,r5></r3,r4,r5>	Specifies the registers R3, R4, and R5 in the register mask
^F	Floating-point	^F3.0	Specifies that 3.0 is a floating-point number
^C	Complement	^C24	Produces the one's complement value of 24 (decimal)

More than one unary operator can be applied to a single term or to an expression enclosed in angle brackets. For example:

-+-

This construct is equivalent to:

-<+<-A>>

# 3.6.1 Radix Control Operators

VAX MACRO accepts terms or expressions in four different radixes: binary, decimal, octal, and hexadecimal. The default radix is decimal. Expressions modified by radix control operators must be enclosed in angle brackets.

### **Formats**

^Bnn

^Dnn

^Onn

^Xnn

#### nn

A string of characters that are legal in the specified radix. The legal characters for each radix are contained in the following list.

### The Components of MACRO Source Statements

Format	Radix Name	Legal Characters
^Bnn	Binary	0 and 1
^Dnn	Decimal	0 through 9
^Onn	Octal	0 through 7
^Xnn	Hexadecimal	0 through 9 and A through F

Radix control operators can be included in the source program anywhere a numeric value is legal. A radix control operator affects only the term or expression immediately following it, causing that term or expression to be evaluated in the specified radix.

### For example:

. WORD	^B00001101	; Binary radix
. WORD	^D123	; Decimal radix (default)
. WORD	^047	; Octal radix
. WORD	<a+^013></a+^013>	; 13 is in octal radix
. LONG	^X <f1c3+fffff-20></f1c3+fffff-20>	; All numbers in expression
		: are in hexadecimal radix

The circumflex cannot be separated from the B, D, O, or X that follows it, but the entire radix control operator can be separated by spaces and tabs from the term or expression that is to be evaluated in that radix.

The decimal operator, the default, is needed only within an expression that has another radix control operator. In the following example, "16" would be interpreted as an octal number if the ^D operator did not precede it:

.LONG ^0<10000 + 100 + ^D16>

# 3.6.2 Textual Operators

The textual operators are the ASCII operator (^A) and the register mask operator (^M).

#### 3.6.2.1 ASCII Operator

The ASCII operator converts a string of printable characters to their 8-bit ASCII values and stores them one character to a byte. The string of characters must be enclosed in a pair of matching delimiters.

The delimiters can be any printable character except the space, tab, or semicolon (;). Although alphanumeric characters can be used as delimiters, nonalphanumeric characters should be used to avoid confusion.

#### **Format**

^Astring

#### string

A delimited ASCII string from 1 through 16 characters long.

The delimited ASCII string must not be larger than the data type of the operand. For example, if the ^A operator occurs in an operand in a MOVW instruction (the data type is a word), the delimited string cannot be more than two characters.

### The Components of MACRO Source Statements

#### For example:

OTTAR CANADOM /OTTON

. QUAD	A%1234/678%	; Generates 8 bytes of ASCII data
MOVL	#^A/ABCD/,RO	; Moves characters ABCD
		; into RO right justified with
		; "A" in low-order byte and "D"
		; in high-order byte
CMPW	#^A/XY/,RO	; Compares X and Y as ASCII
		; characters with contents of low
		; order 2 bytes of RO
MOVL	#^A/AB/,RO	; Moves ASCII characters AB into
		; RO; "A" in low-order byte; "B" in
		; next; and zero the 2 high-order bytes

. Commenter O bester of ACCIT date

### 3.6.2.2 Register Mask Operator

The register mask operator converts a register name or a list of register names enclosed in angle brackets into a 1- or 2-byte register mask. The register mask is used by the PUSHR and POPR instructions and the .ENTRY and .MASK directives (see Section 6).

#### **Formats**

^Mreg-name ^M<reg-name-list>

#### reg-name

One of the register names or the DV or IV arithmetic trap enable specifiers.

#### reg-name-list

A list of register names and/or the DV and IV arithmetic trap enable specifiers, separated by commas.

The register mask operator sets a bit in the register mask for every register name or arithmetic trap enable specified in the list. The bits corresponding to each register name and arithmetic trap enable specifier are listed below.

Register Name	Arithmetic Trap Enable	Bits	
RO through R11		0 through 11	
R12 or AP		12	
FP		13	
SP	IV	14	
	DV	15	

When the register mask operator is used in a POPR or PUSHR instruction, R0 through R11, R12 or AP, FP, and SP can be specified. The PC register name and the IV and DV arithmetic trap enable specifiers cannot be specified.

When the register mask operator is used in the .ENTRY or .MASK directives, R2 through R11 and the IV and DV arithmetic trap enable specifiers can be specified. However, R0, R1, FP, SP, and PC cannot be specified. IV sets the integer overflow trap, and DV sets the decimal string overflow trap.

See the VAX-11 Architecture Reference Manual for more information on arithmetic trap enable specifiers.

### The Components of MACRO Source Statements

### For example:

.ENTRY RT1, ^M<R3,R4,R5,R6,IV> ; Save registers R3, R4,

; Save registers R3, R4, ; R5, and R6 and set the ; integer overflow trap

PUSHR #^M<RO,R1,R2,R3>

; Save registers RO, R1, R2, and R3

POPR #^M<RO,R1,R2,R3>

; Restore registers RO, R1,

; R2, and R3

# 3.6.3 Numeric Control Operators

The numeric control operators are the floating-point operator (^F) and the complement operator (^C). The use of the numeric control operators is explained in the following two sections.

### 3.6.3.1 Floating-Point Operator

The floating-point operator accepts a floating-point number and converts it to its internal representation (a 4-byte value). This value can be used in any expression. VAX MACRO does not perform floating-point expression evaluation.

#### **Format**

^Fliteral

#### literal

A floating-point number (see Section 3.2.2).

The floating-point operator is useful because it allows a floating-point number in an instruction that accepts integers.

#### For example:

MOVL #^F3.7,RO

; NOTE: the recommended instruction ; to move this floating-point

MOVF

#3.7,R0

number is the MOVF instruction

#### 3.6.3.2 Complement Operator

The complement operator produces the one's complement of the specified value.

#### **Format**

^Cterm

#### term

. LONG

Any term or expression. If an expression is specified, it must be enclosed in angle brackets.

VAX MACRO evaluates the term or expression as a 4-byte value before complementing it.

#### For example:

. LONG ^C

^C25

; Produces FFFFFF00 (hex) ; Produces complement of ; 25 (dec) which is : FFFFFFE6 (hex)

3-14

### The Components of MACRO Source Statements

### 3.7 Binary Operators

In contrast to unary operators, binary operators specify actions to be performed on two terms or expressions. Expressions must be enclosed in angle brackets. Table 3–4 summarizes the binary operators.

Table 3-4 Binary Operators

Binary				
Operator	Operator Name	Example	Operation	
+	Plus sign	A+B	Addition	
_	Minus sign	A-B	Subtraction	
•	Asterisk	A*B	Multiplication	
/	Slash	A/B	Division	
@	At sign	A@B	Arithmetic shift	
&	Ampersand	A&B	Logical AND	
Į.	<b>Exclamation point</b>	A!B	Logical inclusive OR	
\	Backslash	A∖B	Logical exclusive OR	

All binary operators have equal priority. Terms or expressions can be grouped for evaluation by enclosing them in angle brackets. The enclosed terms and expressions are then evaluated first, and remaining operations are performed from left to right. For example:

.LONG 1+2\*3 ; Equals 9 .LONG 1+<2\*3> ; Equals 7

Note that a 4-byte result is returned from all binary operations. If a 1-byte or 2-byte operand is used, the result is the low-order byte(s) of the 4-byte result. VAX MACRO displays an error message if the truncation causes a loss of significance.

The following sections describe the arithmetic shift, logical AND, logical inclusive OR, and logical exclusive OR operators in more detail.

# 3.7.1 Arithmetic Shift Operator

The arithmetic shift operator (@) is used to perform left and right arithmetic shifts of arithmetic quantities. The first argument is shifted left or right by the number of bit positions specified in the second argument. If the second argument is positive, the first argument is shifted left; if the second argument is negative, the first argument is shifted right. When the first argument is shifted left, the low-order bits are set to 0; and when the first argument is shifted right, the high-order bits are set to the value of the original high-order bit (the sign bit).

For example:

LONG 102 ; Yields 1010000 (binary)

A = 4

LONG 10A ; Yields 100 (binary)

LONG 10A ; Yields 10000 (binary)

LONG 10A ; Yields 10000 (binary)

LONG 7X12340-A ; Yields 123(hex)

MOVL #<^B11000000-5>,RO ; Yields 11 (binary)

### The Components of MACRO Source Statements

# 3.7.2 Logical AND Operator

The logical AND operator (&) takes the logical AND of two operands.

For example:

A = ^B1010 B = ^B1100 .LONG A&B ; Yields 1000 (binary)

# 3.7.3 Logical Inclusive OR Operator

The logical inclusive OR operator (!) takes the logical inclusive OR of two operands.

For example:

A = ^B1010 B = ^B1100 .LONG A!B ; Yields 1110 (binary)

# 3.7.4 Logical Exclusive OR Operator

The logical exclusive OR operator (\) takes the logical exclusive OR of two arguments.

For example:

A = ^B1010 B = ^B1100 .LONG A\B ; Yields 0110 (binary)

# 3.8 Direct Assignment Statements

A direct assignment statement equates a symbol to a specific value. Unlike a symbol that is used as a label, a symbol defined with a direct assignment statement can be redefined as many times as desired.

#### **Formats**

symbol=expression
symbol=expression

#### symbol

A user-defined symbol.

### expression

An expression that does not contain any undefined symbols (see Section 3.5).

The format with a single equal sign (=) defines a local symbol and the format with a double equal sign (==) defines a global symbol. See Section 3.3.3 for more information about local and global symbols.

The following three syntactic rules apply to direct assignment statements:

- An equal sign (=) or double equal sign (==) must separate the symbol from the expression which defines its value. Spaces preceding and/or following the direct assignment operators have no significance in the resulting value.
- Only one symbol can be defined in a single direct assignment statement.

### The Components of MACRO Source Statements

A direct assignment statement can be followed only by a comment field.

In addition, by DIGITAL convention, the symbol in a direct assignment statement is placed in the label field.

#### For example:

### 3.9 Current Location Counter

The symbol for the current location counter, the period (.), always has the value of the address of the current byte. VAX MACRO sets the current location counter to 0 at the beginning of the assembly and at the beginning of each new program section.

Every VAX MACRO source statement that allocates memory in the object module increments the value of the current location counter by the number of bytes allocated. For example, the directive .LONG 0 increments the current location counter by 4. However, with the exception of the special form described below, a direct assignment statement does not increase the current location counter because no memory is allocated.

The current location counter can be explicitly set by a special form of the direct assignment statement. The location counter can be either incremented or decremented. Setting the location counter in this manner is often useful when defining data structures. Data storage areas should not be reserved by explicitly setting the location counter; the .BLKx directives should be used instead (see Section 6).

#### **Format**

.=expression

#### expression

An expression that does not contain any undefined symbols (see Section 3.5).


In a relocatable program section, the expression must be relocatable; that is, the expression must be relative to an address in the current program section. It may be relative to the current location counter.

#### For example:

```
. = .+40 ; Moves location counter forward
```

When a program section previously defined in the current module is continued, the current location counter is set to the last value of the current location counter in that program section.

When the current location counter is used in the operand field of an instruction, the current location counter has the value of the address of that operand—it does not have the value of the address of the beginning of the instruction. For this reason, the current location counter is not normally used as a part of the operand specifier.



# **Macro Arguments and String Operators**

By using macros, you can use a single line to insert a sequence of source lines into a program.

A macro definition contains the source lines of the macro. The macro definition can optionally have formal arguments. These formal arguments can be used throughout the sequence of source lines. Later, the formal arguments are replaced by the actual arguments in the macro call.

The macro call consists of the macro name optionally followed by actual arguments. The assembler replaces the line containing the macro call with the source lines in the macro definition. It replaces any occurrences of formal arguments in the macro definition with the actual arguments specified in the macro call. This process is called the macro expansion.

The macro directives (described in Section 6) provide facilities for performing eight categories of functions. Table 6-2 lists these categories and the directives that fall under them.

By default, macro expansions are not printed in the assembly listing. They are printed only when the .SHOW directive (see description in Section 6) or the /SHOW qualifier (described in the *VAX/VMS DCL Dictionary*) specifies the EXPANSIONS argument. In the examples in this section, the macro expansions are listed as they would appear if .SHOW EXPANSIONS was specified in the source file or /SHOW=EXPANSIONS was specified in the MACRO command string.

The remainder of this section describes macro arguments, created local labels, and the macro string operators.

# 4.1 Arguments in Macros

Macros have two types of arguments: actual and formal. Actual arguments are the strings given in the macro call after the name of the macro. Formal arguments are specified by name in the macro definition; that is, after the macro name in the .MACRO directive. Actual arguments in macro calls and formal arguments in macro definitions can be separated by commas, tabs, or spaces.

The number of actual arguments in the macro call can be less than or equal to the number of formal arguments in the macro definition. But if the number of actual arguments is greater than the number of formal arguments, the assembler displays an error message.

Formal and actual arguments normally maintain a strict positional relationship. That is, the first actual argument in a macro call replaces all occurrences of the first formal argument in the macro definition. However, this strict positional relationship can be overridden by the use of keyword arguments (see Section 4.3).

### Macro Arguments and String Operators

An example of a macro definition using formal arguments follows.

```
.MACRO STORE ARG1,ARG2,ARG3
.LONG ARG1 ; ARG1 is first argument
.WORD ARG3 ; ARG3 is third argument
.BYTE ARG2 ; ARG2 is second argument
.ENDM STORE
```

The following two examples show possible calls and expansions of the macro defined previously.

```
STORE
       3.2.1
                                 : Macro call
. LONG
       3
                                 ; 3 is first argument
. WORD
                                 ; 1 is third argument
       1
. BYTE
       2
                                 ; 2 is second argument
STORE X, X-Y, Z
                                 ; Macro call
LONG
       X
                                 ; X is first argument
. WORD
       7.
                                 ; Z is third argument
.BYTE X-Y
                                 ; X-Y is second argument
```

### 4.2 Default Values

Default values are values that are defined in the macro definition. They are used when no value for a formal argument is specified in the macro call.

Default values are specified in the .MACRO directive as follows:

formal-argument-name = default-value

An example of a macro definition specifying default values follows.

```
.MACRO STORE ARG1=12,ARG2=0,ARG3=1000
.LONG ARG1
.WORD ARG3
.BYTE ARG2
.ENDM STORE
```

The following three examples show possible calls and expansions of the macro defined previously.

```
STORE
                         ; No arguments supplied
. LONG
        12
. WORD
        1000
.BYTE
        0
STORE
        ,5,X
                         ; Last two arguments supplied
. LONG
       12
. WORD
        Х
.BYTE
        5
STORE
        1
                         ; First argument supplied
. LONG
        1
. WORD
        1000
BYTE
```

# 4.3 Keyword Arguments

Keyword arguments allow a macro call to specify the arguments in any order; however, the macro call must specify the same formal argument names that appear in the macro definition. Keyword arguments are useful when a macro definition has many formal arguments, only some of which need to be specified in the call.

### Macro Arguments and String Operators

In any one macro call the arguments should be either all positional arguments or all keyword arguments. When positional and keyword arguments are combined in a macro, only the positional arguments correspond by position to the formal arguments; the keyword arguments are not used. If a formal argument corresponds to both a positional argument and a keyword argument, the argument that appears last in the macro call overrides any other argument definition for the same argument.

For example, the following macro definition specifies three arguments.

```
.MACRO STORE ARG1,ARG2,ARG3
.LONG ARG1
.WORD ARG3
.BYTE ARG2
ENDM STORE
```

The following macro call specifies keyword arguments.

```
STORE ARG3=27+5/4,ARG2=5,ARG1=SYMBL
.LONG SYMBL
.WORD 27+5/4
.BYTE 5
```

Because the keywords are specified in the macro call, the arguments in the macro call need not be given in the order they were listed in the macro definition.

# 4.4 String Arguments

If an actual argument is a string containing characters that the assembler interprets as separators (such as a tab, space, or comma), the string must be enclosed by delimiters. String delimiters are usually paired angle brackets ( <> ). However, the assembler also interprets any character after an initial circumflex (^) as a delimiter. Thus, to pass an angle bracket as part of a string, you can use the circumflex form of the delimiter.

The following are examples of delimited macro arguments.

```
<HAVE THE SUPPLIES RUN OUT?>
<LAST NAME, FIRST NAME>
<LAB: CLRL R4>
^%ARGUMENT IS <LAST,FIRST> FOR CALL%
^?EXPRESSION IS <5+3>*<4+2>?
```

In the last two examples, the initial circumflex indicates that the percent sign (%) and question mark (?), respectively, are the delimiters. Note that only the left hand delimiter is preceded by a circumflex.

The assembler interprets a string argument enclosed by delimiters as one actual argument and associates it with one formal argument. If a string argument that contains separator characters is not enclosed by delimiters, the assembler interprets it as successive actual arguments and associates it with successive formal arguments.

For example, the following macro call has one formal argument.

```
.MACRO REPEAT STRNG
.ASCII /STRNG/
.ASCII /STRNG/
.ENDM REPEAT
```

### Macro Arguments and String Operators

The following two macro calls demonstrate actual arguments with and without delimiters.

```
REPEAT <A B C D E>
.ASCII /A B C D E/
.ASCII /A B C D E/
REPEAT A B C D E
%MACRO-E-TOOMNYARGS, Too many arguments in MACRO call
```

Note that the assembler interpreted the second macro call as having five actual arguments instead of one actual argument with spaces.

When a macro is called, the assembler removes the delimiters (if present) around a string before associating it with the formal arguments.

If a string contains a semicolon, the string must be enclosed by delimiters, or the semicolon will mark the start of the comment field.

Strings enclosed by delimiters cannot be continued on a new line.

To pass a number containing a radix or unary operator (for example, ^XF19), the entire argument must be enclosed by delimiters, or the assembler will interpret the radix operator as a delimiter. The following are macro arguments that are enclosed in delimiters because they contain radix operators.

```
<^XF19>
<^B01100011>
<^F1.5>
```

Macros can be nested; that is, a macro definition can contain a call to another macro. If, within a macro definition, another macro is called and is passed a string argument, you must delimit the argument so that the entire string is passed to the second macro as one argument.

The following macro definition contains a call to the REPEAT macro defined in an earlier example.

```
.MACRO CNTRPT LAB1,LAB2,STR_ARG

LAB1: .BYTE LAB2-LAB1-1 ; Length of 2*string REPEAT <STR_ARG> ; Call REPEAT macro

LAB2: .ENDM CNTRPT
```

Note that the argument in the call to REPEAT is enclosed in angle brackets even though it does not contain any separator characters. The argument is thus delimited because it is a formal argument in the definition of the macro CNTRPT, and will be replaced with an actual argument that may contain separator characters.

The following example calls the macro CNTRPT, which in turn calls the macro REPEAT.

```
CNTRPT ST,FIN,<LEARN YOUR ABC'S>
ST: BYTE FIN-ST-1 ; Length of 2*string
REFEAT <LEARN YOUR ABC'S> ; Call REPEAT macro
ASCII /LEARN YOUR ABC'S/
.ASCII /LEARN YOUR ABC'S/
FIN:
```

An alternative method to pass string arguments in nested macros is to enclose the macro argument in nested delimiters. In this case, the macro calls in the macro definitions should not have delimiters. Each time the delimited argument is used in a macro call, the assembler removes the outermost pair of delimiters before associating it with the formal argument. This method is not recommended because it requires that you know how deeply a macro is nested.

### Macro Arguments and String Operators

The following macro definition also contains a call to the REPEAT macro.

Note that the argument in the call to REPEAT is not enclosed in angle brackets.

The following example calls the macro CNTRPT2.

```
CNTRPT2 BEG,TERM,<<MIND YOUR P'S AND Q'S>>
BEG: BYTE TERM-BEG-1 ; Length of 2*string
REPEAT <MIND YOUR P'S AND Q'S> ; Call REPEAT macro
.ASCII /MIND YOUR P'S AND Q'S/
.ASCII /MIND YOUR P'S AND Q'S/
TERM:
```

Note that even though the call to REPEAT in the macro definition is not enclosed in delimiters, the call in the expansion is enclosed because the call to CNTRPT2 contains nested delimiters around the string argument.

# 4.5 Argument Concatenation

The argument concatenation operator, the apostrophe ('), concatenates a macro argument with some constant text. Apostrophes can either precede or follow a formal argument name in the macro source.

If an apostrophe precedes the argument name, the text before the apostrophe is concatenated with the actual argument when the macro is expanded. For example, if ARG1 is a formal argument associated with the actual argument TEST, ABCDE'ARG1 is expanded to ABCDETEST.

If an apostrophe follows the formal argument name, the actual argument is concatenated with the text that follows the apostrophe when the macro is expanded. For example, if ARG2 is a formal argument associated with the actual argument MOV, ARG2'L is expanded to MOVL.

Note that the apostrophe itself does not appear in the macro expansion.

To concatenate two arguments, separate the two formal arguments with two successive apostrophes. Two apostrophes are needed because each concatenation operation discards an apostrophe from the expansion.

An example of a macro definition that uses concatenation follows.

```
.MACRO CONCAT INST,SIZE,NUM
TEST'NUM':
    INST''SIZE RO,R'NUM
TEST'NUM'X:
    .ENDM CONCAT
```

Note that two successive apostrophes are used when concatenating the two formal arguments INST and SIZE.

An example of a macro call and expansion follows.

```
CONCAT MOV,L,5
TEST5:
MOVL RO,R5
TEST5X:
```

**Macro Arguments and String Operators** 

# 4.6 Passing Numeric Values of Symbols

When a symbol is specified as an actual argument, the name of the symbol, not the numeric value of the symbol, is passed to the macro. However, the value of the symbol can be passed by inserting a backslash (\) before the symbol in the macro call. The assembler then passes the characters representing the decimal value of the symbol to the macro. For example, if the symbol COUNT has a value of 2 and the actual argument specified is \COUNT, the assembler passes the string "2" to the macro; it does not pass the name of the symbol, "COUNT".

Passing numeric values of symbols is especially useful with the apostrophe (') concatenation operator for creating new symbols.

An example of a macro definition for passing numeric values of symbols follows.

```
.MACRO TESTDEF, TESTNO, ENTRYMASK=^?^M<>?
.ENTRY TEST'TESTNO, ENTRYMASK ; Uses arg concatenation
.ENDM TESTDEF
```

The following example shows a possible call and expansion of the macro defined previously.

```
COUNT = 2
TESTDEF \COUNT
ENTRY TEST2,^M<> ; Uses arg concatenation
COUNT = COUNT + 1
TESTDEF \COUNT,^?^M<R3,R4>?
ENTRY TEST3,^M<R3,R4> ; Uses arg concatenation
```

# 4.7 Created Local Labels

Local labels are often very useful in macros. Although a macro definition can specify local labels in the macro definition, these local labels might be duplicated elsewhere in the local label block and might therefore cause errors. However, the assembler can create local labels in the macro expansion which will not conflict with other local labels. These labels are called created local labels.

Created local labels range from 30000\$ through 65535\$. Each time the assembler creates a new local label, it increments the numeric part of the label name by 1. Consequently, no user-defined local labels should be in the range of 30000\$ through 65535\$.

A created local label is specified by a question mark (?) in front of the formal argument name. When the macro is expanded, the assembler creates a new local label if the corresponding actual argument is blank. If the corresponding actual argument is specified, the assembler substitutes the actual argument for the formal argument. Created local symbols can be used only in the first 31 formal arguments specified in the .MACRO directive.

Created local labels can be associated only with positional actual arguments; created local labels cannot be associated with keyword actual arguments.

The following example is a macro definition specifying a created local label.

```
.MACRO POSITIVE ARG1,?L1
TSTL ARG1
BGEQ L1
MNEGL ARG1,ARG1
L1: .ENDM POSITIVE
```

Macro Arguments and String Operators

The following three calls and expansions of the macro defined previously show both created local labels and a user-defined local label.

POSITIVE RO
TSTL RO
BGEQ 30000\$
MNEGL RO,RO
30000\$:

POSITIVE COUNT
TSTL COUNT
BGEQ 30001\$
MNEGL COUNT, COUNT

30001\$:

POSITIVE VALUE, 10\$
TSTL VALUE
BGEQ 10\$
MNEGL VALUE, VALUE

10\$:

# 4.8 Macro String Operators

The three macro string operators are:

- %LENGTH
- %LOCATE
- %EXTRACT

These operators perform string manipulations on macro arguments and ASCII strings. They can be used only in macros and repeat blocks. The following sections describe these operators and give their formats and examples of their use.

# 4.8.1 %LENGTH Operator

#### **Format**

%LENGTH(string)

#### string

A macro argument or a delimited string. The string can be delimited by angle brackets or a character preceded by a circumflex (see Section 4.4).

### **DESCRIPTION**

The %LENGTH operator returns the length of a string. For example, the value of %LENGTH(<ABCDE>) is 5.

Macro Arguments and String Operators

### **EXAMPLES**

#### Macro definition:

```
. MACRO CHK_SIZE ARG1 ; Macro checks if ARG1
.IF GREATER_EQUAL %LENGTH(ARG1)-3 ; is between 3 and
.IF LESS_THAN 6-%LENGTH(ARG1) ; 6 characters long
.ERROR ; Argument ARG1 is greater than 6 characters
.ENDC ; If more than 6
.IF_FALSE ; If less than 3
.ERROR ; Argument ARG1 is less than 3 characters
.ENDC ; Otherwise do nothing
.ENDM CHK_SIZE
```

### Macro calls and expansions of the macro defined previously:

```
CHK_SIZE A ; Macro checks if A

.IF GREATER_EQUAL 1-3 ; is between 3 and
.IF LESS_THAN 6-1 ; 6 characters long.
; Should be too short.

.ERROR ; Argument A is greater than 6 characters
.ENDC ; If more than 6
.IF_FALSE ; If less than 3

%MACRO-E-GENERR, Generated ERROR: Argument A is less than 3 characters
.ENDC ; Otherwise do nothing
```

```
CHK_SIZE ABC ; Macro checks if ABC

IF GREATER_EQUAL 3-3 ; is between 3 and

IF LESS_THAN 6-3 ; 6 characters long.

Should be ok.

ERROR ; Argument ABC is greater than 6 characters

ENDC ; If more than 6

IF_FALSE ; If less than 3

ERROR ; Argument ABC is less than 3 characters

ENDC ; Otherwise do nothing
```

# 4.8.2 %LOCATE Operator

#### **Format**

%LOCATE(string1,string2 [,symbol])

#### string1

A substring. The substring can be written either as a macro argument or as a delimited string. The delimiters can be either angle brackets or a character preceded by a circumflex.

#### string2

The string to be searched for the substring. The string can be written either as a macro argument or as a delimited string. The delimiters can be either angle brackets or a character preceded by a circumflex.

#### symbol

An optional symbol or decimal number that specifies the position in string2 at which the assembler should start the search. If this argument is omitted, the assembler starts the search at position 0 (the beginning of the string). The symbol must be an absolute symbol that has been previously defined;

Macro Arguments and String Operators

the number must be an unsigned decimal number. Expressions and radix operators are not allowed.

**DESCRIPTION** The %LOCATE operator locates a substring within a string. If %LOCATE finds a match of the substring, it returns the character position of the first character of the match in the string. For example, the value of  $\text{\%LOCATE}(\langle D \rangle, \langle ABCDEF \rangle)$  is 3. Note that the first character position of a string is 0. If %LOCATE does not find a match, it returns a value equal to the length of the string. For example, the value of %LOCATE(  $Z \leftarrow , < ABCDEF >$ ) is 6.

> The %LOCATE operator returns a numeric value that can be used in any expression.

### **EXAMPLES**

#### Macro definition:

.MACRO BIT\_NAME ARG1 ; Checks if ARG1 is in list .IF EQUAL %LOCATE(ARG1, < DELDFWDLTDMOESC>) -15 ; If it is not, print error .ERROR ; ARG1 is an invalid bit name . ENDC ; If it is, do nothing .ENDM BIT\_NAME

Macro calls and expansions of the macro defined previously:

BIT\_NAME ESC 2 ; Is ESC in list .IF EQUAL 12-15 ; If it is not, print error .ERROR ; ESC is an invalid bit name . ENDC ; If it is, do nothing BIT\_NAME FOO ; Not in list .IF EQUAL 15-15 ; If it is not, print error %MACRO-E-GENERR, Generated ERROR: FOO is an invalid bit name . ENDC ; If it is, do nothing

> Note: If the optional symbol is specified, the search begins at the character position of string2 specified by the symbol. For example, the value of  $\text{\%LOCATE}(\text{<ACE>},\text{<SPACE\_HOLDER>},5)$  is 12 because there is no match after the 5th character position.

#### **%EXTRACT Operator** 4.8.3

#### **Format**

%EXTRACT(symbol1,symbol2,string)

#### symbol1

A symbol or decimal number that specifies the starting position of the substring to be extracted. The symbol must be an absolute symbol that has been previously defined; the number must be an unsigned decimal number. Expressions and radix operators are not allowed.

### Macro Arguments and String Operators

### symbol2

A symbol or decimal number that specifies the length of the substring to be extracted. The symbol must be an absolute symbol that has been previously defined; the number must be an unsigned decimal number. Expressions and radix operators are not allowed.

#### string

A macro argument or a delimited string. The string can be delimited by angle brackets or a character preceded by a circumflex.

**DESCRIPTION** The %EXTRACT operator extracts a substring from a string. It returns the substring that begins at the specified position and is of the specified length. For example, the value of %EXTRACT(2,3, <ABCDEF>) is CDE. Note that the first character in a string is in position 0.

### **EXAMPLES**

1

#### Macro definition:

.MACRO RESERVE ARG1

. IF EQUAL XX-%LENGTH(ARG1)

XX = %LOCATE(<=>, ARG1)

```
.WARN ; Incorrect format for macro call - ARG1
             . MEXIT
             . ENDC
     %EXTRACT(0, XX, ARG1)::
     XX = XX+1
             . BLKB
                    %EXTRACT(XX,3,ARG1)
             . ENDM RESERVE
                           Macro calls and expansions of the macro defined previously:
2
             RESERVE FOOBAR
     XX = 6
              . IF EQUAL XX-6
     %MACRO-W-GENWRN, Generated WARNING: Incorrect format for macro call - FOOBAR
              .MEXIT
3
              RESERVE LOCATION=12
     XX = 8
              .IF EQUAL XX-11
              . WARN
                     ; Incorrect format for macro call - LOCATION=12
              . MEXIT
              ENDC
     LOCATION::
     XX = XX+1
             .BLKB 12
```

Note: If the starting position specified is equal to or greater than the length of the string, or if the length specified is 0, %EXTRACT returns a null string (a string of 0 characters).

# **5** MACRO Addressing Modes

This section summarizes the VAX addressing modes and contains examples of VAX MACRO statements that use these addressing modes. Table 5–1 summarizes the addressing modes. Section 8 describes the addressing mode formats in detail.

There are four types of addressing modes.

- General Register
- Program Counter
- Index
- Branch

Although index mode is a general register mode, it is considered a separate type of mode because it can be used only in combination with another type of mode.

# 5.1 General Register Modes

The general register modes use registers R0 through R12, AP (the same as R12), FP, and SP.

There are eight general register modes.

- Register
- Register deferred
- Autoincrement
- Autoincrement deferred
- Autodecrement
- Displacement
- Displacement deferred
- Literal

# **MACRO Addressing Modes**

Table 5-1 Addressing Modes

Туре	Addressing Mode	Format	Hex Value	Description	Indexable?
General Register	Register	Rn	5	Register contains the operand	No
	Register Deferred	(Rn)	6	Register contains the address of the operand	Yes
	Autoincrement	(Rn)+	8	Register contains the address of the operand; the proces- sor increments the register contents by the size of the operand data type	Yes
	Autoincrement Deferred	@(Rn)+	9	Register contains the address of the operand address; the processor increments the register contents by 4	Yes
	Autodecrement	-(Rn)	7	The processor decrements the register contents by the size of the operand data type; the register then contains the address of the operand	Yes
	Displacement	dis(Rn) B^dis(Rn) W^dis(Rn) L^dis(Rn)	A C E	The sum of the contents of the register and the displace- ment is the address of the operand; B <sup>^</sup> , W <sup>^</sup> , and L <sup>^</sup> indi- cate byte, word, and longword displacement, respectively	Yes
	Displacement Deferred	@dis(Rn) @B^dis(Rn) @W^dis(Rn) @L^dis(Rn)	B D F	The sum of the contents of the register and the displace- ment is the address of the operand address; B <sup>^</sup> , W <sup>^</sup> , and L <sup>^</sup> indicate byte, word, and longword displacement, respectively	Yes

### Key:

Rn—Any general register R0 through R12. Note that the AP, FP, or SP register can be used in place of Rn.

Rx—Any general register R0 through R12. Note that the AP, FP, or SP register can be used in place of Rx. Rx cannot be the same as the Rn specified in the base-mode for certain base modes (see Section 5.3).) dis—An expression specifying a displacement.

address—An expression specifying an address.

literal—An expression, an integer constant, or a floating-point constant.

**MACRO Addressing Modes** 

Table 5-1 (Cont.) Addressing Modes

Туре	Addressing Mode	Format	Hex Value	Description	Indexable?
	Literal	#literal S^#literal	0-3	The literal specified is the operand; the literal is stored as a short literal	No
Program Counter	Relative	address B^address W^address L^address	A C E	The address specified is the address of the operand; the address specified is stored as a dAisplacement from PC; B^, W^, and L^ indicate byte, word, and longword displacement, respectively	Yes
	Relative Deferred	@address @B^address @W^address @L^address	B D F	The address specified is the address of the operand address; the address specified is stored as a displacement from PC; B <sup>^</sup> , W <sup>^</sup> , and L <sup>^</sup> indicate byte, word, and longword displacement, respectively	Yes
	Absolute	@#address	9	The address specified is the address of the operand; the address specified is stored as an absolute virtual address (not as a displacement)	Yes
	Immediate	#literal l^#literal	8	The literal specified is the operand; the literal is stored as a byte, word, longword, or quadword	No
	General	G^address	_	The address specified is the address of the operand; if the address is defined as relocatable, the linker stores the address as a displacement from PC; if the address is defined as an absolute virtual address, the linker stores the address as an absolute value	Yes

#### Key:

Rn—Any general register R0 through R12. Note that the AP, FP, or SP register can be used in place of Rn.

**Rx**—Any general register R0 through R12. Note that the AP, FP, or SP register can be used in place of Rx. Rx cannot be the same as the Rn specified in the base-mode for certain base modes (see Section 5.3).) **dis**—An expression specifying a displacement.

address—An expression specifying an address.

literal—An expression, an integer constant, or a floating-point constant.

### **MACRO Addressing Modes**

Table 5-1 (Cont.) Addressing Modes

Туре	Addressing Mode	Format	Hex Value	Description	Indexable?
Index	Index	base-mode[Rx]	4	The base-mode specifies the base address and the register specifies the index; the sum of the base address and the product of the contents of Rx and the size of the operand data type is the address of the operand; base-mode can be any addressing mode except register, immediate, literal, index, or branch	No
Branch	Branch	address	_	The address specified is the operand; this address is stored as a displacement to PC; branch mode can only be used with the branch instructions	No

#### Key:

Rn—Any general register R0 thugh R12. Note that the AP, FP, or SP register can be used in place of Rn.

Rx—Any general register R0 through R12. Note that the AP, FP, or SP register can be used in place of Rx. Rx cannot be the same as the Rn specified in the base-mode for certain base modes (see Section 5.3).) dis—An expression specifying a displacement.

address—An expression specifying an address.

literal—An expression, an integer constant, or a floating-point constant.

# 5.1.1 Register Mode

In register mode, the operand is the contents of the specified register, except in the following cases:

- For quadword, D\_floating, G\_floating or variable-bit field operands, the operand is the contents of register n concatenated with the contents of register n+1.
- For octaword and H\_floating operands, the operand is the contents of register n concatenated with the contents of registers n+1, n+2, and n+3.

In each of these cases, the least significant bytes of the operand are in register n and the most significant bytes are in the highest register used, either n+1 or n+3.

The results of the operation are unpredictable if PC is used in register mode or if the use of a large data type extends the operand into the PC.

**MACRO Addressing Modes** 

#### **Formats**

Rn AP FP SP

n

A number in the range of 0 through 12.

### **EXAMPLE**

CLRB RO ; Clear lowest byte of RO
CLRQ R1 ; Clear R1 and R2
TSTW R10 ; Test lower word of R10
INCL R4 ; Add 1 to R4

# 5.1.2 Register Deferred Mode

In register deferred mode, the register contains the address of the operand. Register deferred mode can be used with index mode (see Section 5.3).

#### **Formats**

(Rn)

(AP)

(SP)

n

A number in the range of 0 through 12.

### **EXAMPLE**

MOVAL LDATA, R3 ; Move address of LDATA to R3 (R3),R0 CMPI. ; Compare value at LDATA to RO BEQL 10\$ ; If they are the same, ignore CLRL (R3) ; Clear longword at LDATA 10\$: MOVL. (SP).R1 ; Copy top item of stack into R1 MOVZBL (AP), R4 ; Get number of arguments in call

### 5.1.3 Autoincrement Mode

In autoincrement mode, the register contains the address of the operand. After evaluating the operand address contained in the register, the processor increments that address by the size of the operand data type. The processor increments the contents of the register by 1, 2, 4, 8, or 16 for a byte, word, longword, quadword, or octaword operand, respectively.

Autoincrement mode can be used with index mode (see Section 5.3), but the index register cannot be the same as the register specified in autoincrement mode.

### **MACRO Addressing Modes**

#### **Formats**

(Rn)+

(AP)+

(FP)+

A number in the range of 0 through 12.

### **EXAMPLE**

MOVAL TABLE,R1 CLRQ (R1)+

CLRL (R1)+

BYTARR, R2 (R2)+

INCB (R2)+ INCB (R2)+

MOVAB

XORL3 (R3)+,(R4)+,(R5)+

; Get address of TABLE.

; Clear first and second longwords ; and third longword in TABLE; ; leave R1 pointing to TABLE+12.

; Get address of BYTARR.

; Increment first byte of BYTARR

and second.

; Exclusive-OR the two longwords ; whose addresses are stored in R3 and R4 and store result in address contained in R5; then add 4 to R3, R4, and R5.

### 5.1.4 Autoincrement Deferred Mode

In autoincrement deferred mode, the register contains an address that is the address of the operand address (a pointer to the operand). After evaluating the operand address, the processor increments the contents of the register by 4 (the size in bytes of an address).

Autoincrement deferred mode can be used with index mode (see Section 5.3), but the index register cannot be the same as the register specified in autoincrement deferred mode.

#### **Formats**

@(Rn)+

@(AP)+

@(FP)+

@(SP)+

n

A number in the range of 0 through 12.

### **EXAMPLE**

MOVAL PNTLIS, R2

CLRQ @(R2)+

; Get address of pointer list. ; Clear quadword pointed to by

first absolute address in PNTLIS;

then add 4 to R2.

CLRB @(R2)+

; Clear byte pointed to by second ; absolute address in PNTLIS

then add 4 to R2.

### **MACRO Addressing Modes**

MOVL R10,@(R0)+ ; Move R10 to location whose address ; is pointed to by R0; then add 4 ; to R0.

### 5.1.5 Autodecrement Mode

In autodecrement mode, the processor decrements the contents of the register by the size of the operand data type; then the register contains the address of the operand. The processor decrements the register by 1, 2, 4, 8, or 16 for byte, word, longword, quadword, or octaword operands, respectively.

Autodecrement mode can be used with index mode (see Section 5.3), but the index register cannot be the same as the register specified in autodecrement mode.

#### **Formats**

-(Rn)

-(AP)

-(FP)

.

A number in the range of 0 through 12.

### **EXAMPLE**

CLRO -(R1) ; Subtract 8 from R1 and zero ; the octaword whose address ; is in R1.

MOVZBL R3,-(SP) ; Push the zero-extended low byte ; of R3 onto the stack as a ; longword.

CMPB R1,-(RO) ; Subtract 1 from RO and compare ; low byte of R1 with byte whose ; address is now in RO.

# 5.1.6 Displacement Mode

In displacement mode, the contents of the register plus the displacement (sign-extended to a longword) produce the address of the operand.

Displacement mode can be used with index mode (see Section 5.3).

#### **Formats**

dis(Rn) dis(AP) dis(FP) dis(SP)

### **MACRO Addressing Modes**

n

A number in the range of 0 through 12.

#### dis

An expression specifying a displacement; the expression can be preceded by one of the following displacement length specifiers, which indicate the number of bytes needed to store the displacement.

Displacement Length Specifier	Meaning
B <sup>^</sup>	Displacement requires one byte
W <sup>^</sup>	Displacement requires one word (two bytes)
L^	Displacement requires one longword (four bytes)

If no displacement length specifier precedes the expression, and the value of the expression is known, the assembler chooses the smallest number of bytes (one, two, or four) needed to store the displacement. If no length specifier precedes the expression, and the value of the expression is unknown, the assembler reserves one word (two bytes) for the displacement. Note that if the displacement is either relocatable or defined later in the source program, the assembler considers it unknown. If the actual displacement does not fit in the memory reserved, the linker displays an error message.

# **EXAMPLE**

MOVAB	KEYWORDS, R3	Get address of KEYWORDS.	
MOVB	B^IO(R3),R4	Get byte whose address is IO plus address of KEYWORDS; the displacement is stored as a byte.	
MOVB	B^ACCOUNT(R3),R5	Get byte whose address is ACCOUNT plus address of KEYWORDS; the displacement is stored as a byte.	
CLRW	L^STA(R1)	Clear word whose address is STA plus contents of R1; the displacement is stored as a longword.	
MOVL	RO,-2(R2)	Move RO to address that is -2 plus the contents of R2; the displacement is stored as a byt	e.
TSTB	EXTRN (R3)	Test the byte whose address is EXTRN plus the address of KEYWORDS; the displacement is stored as a word, since EXTRN is undefined.	
MOVAB	2(R5),R0	Move <contents of="" r5=""> + 2 to R0.</contents>	

Note: If the value of the displacement is 0 and no displacement length is specified, the assembler uses register deferred mode rather than displacement mode.

**MACRO Addressing Modes** 

#### **Displacement Deferred Mode** 5.1.7

In displacement deferred mode, the contents of the register plus the displacement (sign-extended to a longword) produce the address of the operand address (a pointer to the operand).

Displacement deferred mode can be used with index mode (see Section 5.3).

#### **Formats**

@dis(Rn) @dis(AP) Odis(FP) @dis(SP)

A number in the range of 0 through 12.

#### dis

An expression specifying a displacement; the expression can be preceded by one of the following displacement length specifiers, which indicate the number of bytes needed to store the displacement.

Displacement Length Specifier	Meaning			
B^	Displacement requires one byte			
W^	Displacement requires one word (two bytes)			
L^	Displacement requires one longword (four bytes)			

If no displacement length specifier precedes the expression, and the value of the expression is known, the assembler chooses the smallest number of bytes (one, two, or four) needed to store the displacement. If no length specifier precedes the expression, and the value of the expression is unknown, the assembler reserves one word (two bytes) for the displacement. Note that if the displacement is either relocatable or defined later in the source program, the assembler considers it unknown. If the actual displacement does not fit in the memory the assembler has reserved, the linker displays an error message.

### **EXAMPLE**

MOVAL ARRPOINT, R6 ; Get address of array of pointers. Clear longword pointed to by CLRL @16(R6) longword whose address is <16 + address of ARRPOINT>; the displacement is stored as a byte. MOVL @B^OFFS(R6), @RSOFF(R6) ; Move the longword pointed to by longword whose address is <OFFS + address of ARRPOINT> to the address pointed to by longword whose address is <RSOFFS + address of ARRPOINT>; the first displacement is stored as a byte; the second displacement is stored as a word.

### **MACRO Addressing Modes**

CLRW 084(R2)

; Clear word pointed to by
; <longword at 84 + contents of R2>;
 the assembler uses byte
; displacement automatically.

# 5.1.8 Literal Mode

In literal mode, the value of the literal is stored in the addressing mode byte itself.

#### **Formats**

#literal S^#literal

#### literal

An expression, an integer constant, or a floating-point constant. The literal must fit in the short literal form. That is, integers must be in the range of 0 through 63 and floating-point constants must be one of the 64 values listed in Table 5–2. Floating-point short literals are stored with a 3-bit exponent and a 3-bit fraction. Table 5–2 also shows the value of the exponent and the fraction for each literal. See Section 8.6.8 for information on the format of short literals.

**MACRO Addressing Modes** 

Table 5-2 Floating-Point Literals

### **Expressed as Decimal Numbers**

					Fraction				
Exponent	0	1	2	3	4	5	6	7	
0	0.5	0.5625	0.625	0.6875	0.75	0.8125	0.875	0.9375	
1	1.0	1.125	1.25	1.37	1.5	1.625	1.75	1.875	
2	2.0	2.25	2.5	2.75	3.0	3.25	3.5	3.75	
3	4.0	4.5	5.0	5.5	6.0	6.5	7.0	7.5	
4	8.0	9.0	10.0	11.0	12.0	13.0	14.0	15.0	
5	16.0	18.0	20.0	22.0	24.0	26.0	28.0	30.0	
6	32.0	36.0	40.0	44.0	48.0	52.0	56.0	60.0	
7	64.0	72.0	80.0	88.0	96.0	104.0	112.0	120.0	

### **Expressed as Rational Numbers**

					Fractio	on			
Exponent	0	1	2	3	4	5	6	7	
0	1/2	9/16	5/8	11/16	3/4	13/16	7/8	15/16	
1	1	1 1/8	11/4	13/8	1 1/2	1 1 1/8	1 3/4	1 1/8	
2	2	21/4	21/2	2¾	3	31/4	31/2	3¾	
3	4	41/2	5	51/2	6	61/2	7	71/2	
4	8	9	10	11	12	13	14	15	
5	16	18	20	22	24	26	28	30	
6	32	36	40	44	48	52	56	60	
7	64	72	80	88	96	104	112	120	

# **EXAMPLE**

MOVL #1,R0 ; RO is set to 1; the 1 is stored in the instruction as a short literal. ; The low byte of R1 is set MOVB S^#CR,R1 to the value CR. CR is stored in the instruction as a short literal. ; If CR is not in range 0-63, the linker produces a truncation error. MOVF #0.625,R6 ; R6 is set to the floating-point value 0.625; it is stored ; in the floating-point short ; literal form.

### **MACRO Addressing Modes**

### NOTES

- 1 When the #literal format is used, the assembler chooses whether to use literal mode or immediate mode (see Section 5.2.4). The assembler uses immediate mode if any of the following conditions are met:
  - The value of the literal does not fit in the short literal form
  - The literal is a relocatable or external expression (see Section 3.5)
  - The literal is an expression that contains undefined symbols

The difference between immediate mode and literal mode is the amount of storage that it takes to store the literal in the instruction.

**2** The S^#literal format forces the assembler to use literal mode.

# 5.2 Program Counter Modes

The program counter modes use PC for a general register. There are five program counter modes.

- Relative
- Relative Deferred
- Absolute
- Immediate
- General

# 5.2.1 Relative Mode

In relative mode, the address specified is the address of the operand. The assembler stores the address as a displacement from PC.

Relative mode can be used with index mode (see Section 5.3).

#### **Format**

address

#### address

An expression specifying an address; the expression can be preceded by one of the following displacement length specifiers, which indicate the number of bytes needed to store the displacement.

Displacement Length Specifier	Meaning
B <sup>^</sup>	Displacement requires one byte
W <sup>^</sup>	Displacement requires one word (two bytes)
L^	Displacement requires one longword (four bytes)

If no displacement length specifier precedes the address expression, and the value of the expression is known, the assembler chooses the smallest number of bytes (one, two, or four) needed to store the displacement. If no length specifier precedes the address expression, and the value of the

**MACRO Addressing Modes** 

expression is unknown, the assembler uses the default displacement length (see the description of .DEFAULT in Section 6). If the address expression is either defined later in the program or defined in another program section, the assembler considers the value unknown.

### **EXAMPLE**

LABEL, R1

; Get longword at LABEL; the assembler uses default displacement unless LABEL was previously defined in this section

CMPL W^<DATA+4>,R10 ; Compare R10 with longword at ad

uses a word displacement

#### **Relative Deferred Mode** 5.2.2

In relative deferred mode, the address specified is the address of the operand address (a pointer to the operand). The assembler stores the address specified as a displacement from PC.

Relative deferred mode can be used with index mode (see Section 5.3).

#### **Format**

Caddress

#### address

An expression specifying an address; the expression can be preceded by one of the following displacement length specifiers, which indicate the number of bytes needed to store the displacement.

Displacement Length Specifier	Meaning			
B <sup>^</sup>	Displacent requires one byte			
W <sup>^</sup>	Displacement requires one word (two bytes)			
L^	Displacement requires one longword (four bytes)			

If no displacement length specifier precedes the address expression, and the value of the expression is known, the assembler chooses the smallest number of bytes (one, two, or four) needed to store the displacement. If no length specifier precedes the address expression, and the value of the expression is unknown, the assembler uses the default displacement length (see the description of .DEFAULT in Section 6). If the address expression is either defined later in the program or defined in another program section, the assembler considers the value unknown.

### **MACRO Addressing Modes**

### **EXAMPLE**

; Clear longword pointed to by

longword at PNTR; the assembler

uses a word displacement

TNCB @L^COUNTS+4

; Increment byte pointed to by longword at COUNTS+4; assembler

uses a longword displacement

#### 5.2.3 Absolute Mode

In absolute mode, the address specified is the address of the operand. The address is stored as an absolute virtual address (compare relative mode, where the address is stored as a displacement from PC).

Absolute mode can be used with index mode (see Section 5.3).

#### **Format**

@#address

#### address

An expression specifying an address.

### **EXAMPLE**

@#^X1100 CLRL

; Clear the contents of location 1100(hex)

CLRB

; Clear the contents of location ACCOUNT; the address is stored absolutely, not as a displacement

CALLS #3,@#SYS\$FAO

; Call the procedure SYS\$FAO with three arguments on the stack

#### 5.2.4 Immediate Mode

In immediate mode, the literal specified is the operand.

#### **Formats**

#literal I^#literal

#### literal

An expression, an integer constant, or a floating-point constant.

### **EXAMPLE**

MOVL

; RO is set to 1000; the operand 1000

MOVB #BAR,R1

is stored in a longword ; The low byte of R1 is set

to the value of BAR

### **MACRO Addressing Modes**

MOVF	#0.1,R6	; R6 is set to the floating-point ; value 0.1; it is stored ; as a 4-byte floating-point ; value (it cannot be ; represented as a short literal)
ADDL2	I^#5,RO	; The 5 is stored in a longword ; because the I^ forces the ; assembler to use immediate mode
MOVG	#0.2,R6	<pre>; The value 0.2 is converted ; to its G_FLOATING representation</pre>
MOVG	#PI,R6	; The value contained in PI is ; moved to R6; no conversion is performed

### NOTES

- 1 When the #literal format is used, the assembler chooses whether to use literal mode (Section 5.1.8) or immediate mode. If the literal is an integer from 0 through 63 or a floating-point constant that fits in the short literal form, the assembler uses literal mode. If the literal is an expression, the assembler uses literal mode if all the following conditions are met:
  - The expression is absolute
  - The expression contains no undefined symbols
  - The value of the expression fits in the short literal form

In all other cases, the assembler uses immediate mode.

The difference between immediate mode and literal mode is the amount of storage required to store the literal in the instruction. The assembler stores an immediate mode literal in a byte, word, or longword depending on the operand data type.

- **2** The I^#literal format forces the assembler to use immediate mode.
- **3** There are two ways in which floating-point numbers can be specified: as a numeric value or as a symbol name. The assembler handles these values in different ways.
  - Numeric values are converted to the appropriate internal floating-point representation.
  - Symbols are not converted. The assembler assumes that the values have already been converted to internal floating-point representation.

Once the value is obtained, the assembler attempts to convert the internal representation of the value to a short floating literal. If conversion fails, immediate mode is used; if conversion succeeds, short floating literal mode is used.

### **MACRO Addressing Modes**

### 5.2.5 General Mode

In general mode, the address specified is the address of the operand. The linker converts the addressing mode to either relative or absolute mode. If the address is relocatable, the linker converts general mode to relative mode. If the address is absolute, the linker converts general mode to absolute mode. General mode is used to write position-independent code when the programmer does not know whether the address is relocatable or absolute. A general addressing mode operand requires five bytes of storage.

General mode can be used with index mode (see Section 5.3).

#### **Format**

G^address

#### address

An expression specifying an address.

### **EXAMPLE**

CLRL G^LABEL\_1

Clears the longword at LABEL\_1
LABEL\_1 is defined as
absolute then general mode is
converted to absolute
mode; if it is defined as
relocatable, then general mode is
converted to relative mode

CALLS #5,G^SYS\$SERVICE

; Calls procedure SYS\$SERVICE ; with 5 arguments on stack

# 5.3 INDEX MODE

Index mode is a general register mode that can be used only in combination with another mode (the base mode). The base mode can be any addressing mode except register, immediate, literal, index, or branch. The assembler first evaluates the base mode to get the base address. To get the operand address, the assembler multiplies the contents of the index register by the number of bytes of the operand data type, then adds the result to the base address.

Combining index mode with the other addressing modes produces the following addressing modes:

- Register deferred index
- Autoincrement index
- Autoincrement deferred index
- Autodecrement index
- Displacement index
- Displacement deferred index
- Relative index

# VAX MACRO and Instruction Set MACRO Addressing Modes

- Relative deferred index
- Absolute index
- General index

The process of first evaluating the base mode and then adding the index register is the same for each of these modes.

#### **Formats**

base-mode[AP] base-mode[AP] base-mode[FP] base-mode[SP]

#### base-mode

Any addressing mode except register, immediate, literal, index, or branch, specifying the base address.

#### X

A number in the range 0 through 12, specifying the index register.

Table 5-3 lists the formats of index mode addressing.

#### **EXAMPLE**

;			
; Regis	ter defe	rred index mode	
OFFS=20	MOVAB MOVL CLRB	BLIST,R9 #OFFS,R1 (R9)[R1]	; Define OFFS ; Get address of BLIST ; Set up index register ; Clear byte whose address ; is the address of BLIST ; plus 20*1
	CLRQ	(R9) [R1]	; Clear quadword whose ; address is the address ; of BLIST plus 20*8
	CLRO	(R9)[R1]	; Clear octaword whose ; address is the address ; of BLIST plus 20*16
Autoi	ncrement	index mode	
,	CLRW	(R9)+[R1]	; Clear word whose address ; is address of BLIST plus ; 20*2; R9 now contains ; address of BLIST+2
; Autoi	ncrement	deferred index	mode
•	MOVAL MOVL CLRW		; Get address of POINT ; Set up index register ; Clear word whose address ; is 30*2 plus the address ; stored in POINT; R8 now ; contains 4 plus address of

### **VAX MACRO and Instruction Set**

#### **MACRO Addressing Modes**

; Displacement deferred index mode

MOVAL ADDARR,R9 MOVL #100,R1 TSTF **0**40(R9)[R1] ; Get address of address array ; Set up index register ; Test floating-point value ; whose address is 100\*4 plus ; the address stored at ; (ADDARR\*40)

Table 5-3 Index Mode Addressing

Mode	Format <sup>1</sup>	
Register Deferred Index	(Rn)[Rx]	
Autoincrement Index	(Rn)+[Rx]	
Autoincrement Deferred Index	@(Rn)+[Rx]	
Autodecrement Index	-(Rn)[Rx]	
Displacement Index	dis(Rn)[Rx]	
Displacement Deferred Index	@dis(Rn)[Rx]	
Relative Index	address[Rx]	
Relative Deferred Index	@address[Rx]	
Absolute Index	@#address[Rx]	
General Index	G^address[Rx]	

<sup>1</sup>Key: Rn—Any general register R0 through R12 or the AP, FP, or SP register. Rx—Any general register R0 through R12 or the AP, FP, or SP register. Rx cannot be the same register as Rn in the autoincrement index, autoincrement deferred index, and decrement index addressing modes. dis—An expression specifying a displacement.

#### NOTES

- 1 If the base mode alters the contents of its register (autoincrement, autoincrement deferred, and autodecrement), the index mode cannot specify the same register.
- 2 The index register is added to the address after the base mode is completely evaluated. For example, in autoincrement deferred index mode, the base register contains the address of the operand address. The index register (times the length of the operand data type) is added to the operand address rather than to the address stored in the base register.

#### **VAX MACRO and Instruction Set**

**MACRO Addressing Modes** 

#### 5.4 **BRANCH MODE**

In branch mode, the address is stored as an implied displacement from PC. This mode can only be used in branch instructions. The displacement for conditional branch instructions and the BRB instruction is stored in a byte. The displacement for the BRW instruction is stored in a word (two bytes). A byte displacement allows a range of 127 bytes forward and 128 bytes backward. A word displacement allows a range of 32767 bytes forward and 32768 bytes backward. The displacement is relative to the updated PC, the byte past the byte or word where the displacement is stored. See Section 9 for more information on the branch instructions.

#### **Format**

address

#### address

An expression that represents an address.

#### **EXAMPLE**

ADDL3 (R1)+,RO,TOTAL


LABEL1

BLEQ

BRW LABEL ; Total values and set condition

codes

; Branch to LABEL1 if result is less than or equal to 0 ; Branch unconditionally to LABEL



## **6** MACRO Assembler Directives

The general assembler directives provide facilities for performing 11 types of functions. Table 6–1 lists these types of functions and the directives that fall under them.

The macro directives provide facilities for performing eight categories of functions. Table 6–2 lists these categories and the directives that fall under them. Section 4 describes macro arguments and string operators.

The remainder of this section describes both the general assembler directives and the macro directives in detail, showing their formats and giving examples of their use. For ease of reference, the directives are presented in alphabetical order. In addition, Appendix C contains a summary of all assembler directives.

Table 6-1 Summary of General Assembler Directives

Category	Directives <sup>1</sup>	
Listing Control Directives	.SHOW (.LIST) .NOSHOW (.NLIST) .TITLE .SUBTITLE (.SBTTL) .IDENT .PAGE	
Message Display Directives	.PRINT .WARN .ERROR	
Assembler Option Directives	.ENABLE (.ENABL) .DISABLE (.DSABL) .DEFAULT	

<sup>&</sup>lt;sup>1</sup>The alternate form, if any, is given in parentheses.

Table 6-1 (Cont.) Summary of General Assembler Directives

Category	Directives <sup>1</sup>
Data Storage Directives	.BYTE .WORD .LONG .ADDRESS .QUAD .OCTA .PACKED .ASCII .ASCIC .ASCID .ASCIZ .F_FLOATING (.FLOAT) .D_FLOATING (.DOUBLE) .G_FLOATING .SIGNED_BYTE .SIGNED_WORD
Location Control Directives	.ALIGN .EVEN .ODD .BLKA .BLKB .BLKD .BLKF .BLKG .BLKG .BLKH .BLKU
Program Sectioning Directives	.PSECT .SAVE_PSECT (.SAVE) .RESTORE_PSECT (.RESTORE)
Symbol Control Directives	.GLOBAL (.GLOBL) .EXTERNAL (.EXTRN) .DEBUG .WEAK
Routine Entry Point Definition Directives	.ENTRY .TRANSFER .MASK
Conditional and Subconditional Assembly Block Directives	.IF .ENDC .IF_FALSE (.IFF) .IF_TRUE (.IFT) .IF_TRUE_FALSE (.IFTF) .IIF

<sup>&</sup>lt;sup>1</sup>The alternate form, if any, is given in parentheses.

Table 6-1 (Cont.) Summary of General Assembler Directives

Category	Directives <sup>1</sup>	
Cross-Reference Directives	.CROSS .NOCROSS	
Instruction Generation Directives	.OPDEF .REF1 .REF2 .REF4 .REF8 .REF16	
Linker Option Record Directive	.LINK	

<sup>&</sup>lt;sup>1</sup>The alternate form, if any, is given in parentheses.

Table 6-2 Summary of Macro Directives

Category	Directives <sup>1</sup>	
Macro Definition Directives	.MACRO .ENDM	
Macro Library Directives	.LIBRARY .MCALL	
Macro Deletion Directive	.MDELETE	
Macro Exit Directive	.MEXIT	
Argument Attribute Directives	.NARG .NCHR .NTYPE	
Indefinite Repeat Block Directives	.IRP .IRPC	
Repeat Block Directives	.REPEAT (.REPT)	
End Range Directive	.ENDR	

<sup>&</sup>lt;sup>1</sup>The alternate form, if any, is given in parentheses.

.ADDRESS

### .ADDRESS

Address storage directive

**FORMAT** 

.ADDRESS address-list

parameter

address-list

A list of symbols or expressions, separated by commas, which VAX MACRO interprets as addresses. Repetition factors are not allowed.

**DESCRIPTION** .ADDRESS stores successive longwords containing addresses in the object module. DIGITAL recommends that .ADDRESS rather than .LONG be used for storing address data to provide additional information to the linker. In shareable images, addresses specified with .ADDRESS produce position-independent code.

#### **EXAMPLE**

TABLE: .ADDRESS LAB\_4, LAB\_3, ROUTTERM

; Reference table

.ALIGN

### .ALIGN

Location counter alignment directive

#### **FORMATS**

.ALIGN integer[,expression]
.ALIGN keyword[,expression]

#### parameters

#### integer

An integer in the range of 0 through 9. The location counter is aligned at an address that is the value of 2 raised to the power of the integer.

#### keyword

One of five keywords that specify the alignment boundary. The location counter is aligned to an address that is the next multiple of the values listed below.

Keyword	Size (in Bytes)
BYTE	2^0 = 1
WORD	2^1 = 2
LONG	2^2 = 4
QUAD	2^3 = 8
PAGE	2^9 = 512

### expression

Specifies the fill value to be stored in each byte. The expression must not contain any undefined symbols and must be an absolute expression (see Section 3.5).

#### **DESCRIPTION**

.ALIGN aligns the location counter to the boundary specified by either an integer or a keyword.

#### NOTES

- 1 The alignment specified in .ALIGN cannot exceed the alignment of the program section in which the alignment is attempted (see the description of .PSECT). For example, if the default program section alignment (BYTE) is being used and .ALIGN is specified with a WORD or larger alignment, the assembler displays an error message.
- **2** If the optional expression is supplied, the bytes skipped by the location counter (if any) are filled with the value of that expression. Otherwise, the bytes are zero filled.

#### .ALIGN

3 Although most instructions do not require any data alignment other than byte alignment, execution speed is improved by the following alignments:

Data Length	Alignment	
Word	Word	
Longword	Longword	
Quadword	Quadword	

#### **EXAMPLE**

.ALIGN BYTE, O ; Byte alignment -- fill with null

.ALIGN WORD

; Word alignment ; Quad alignment--fill with blanks .ALIGN 3, A/ /

.ALIGN PAGE ; Page alignment

### .ASCIX

#### **ASCII** character storage directives

#### **DESCRIPTION** VAX MACRO has four ASCII character storage directives:

Directive	Function
ASCIC	Counted ASCII string storage
ASCID	String-descriptor ASCII string storage
ASCII	ASCII string storage
ASCIZ	Zero-terminated ASCII string storage

Each directive is followed by a string of characters enclosed in a pair of matching delimiters. The delimiters can be any printable character except the space, tab, equal sign (=), semicolon (;), or left angle bracket (<). The character used as the delimiter cannot appear in the string itself. Alphanumeric characters can be used as delimiters; however, nonalphanumeric characters should be used to avoid confusion.

Any character except the null, carriage return, and form feed characters can appear within the string. The assembler does not convert lowercase alphabetic characters to uppercase.

ASCII character storage directives convert the characters to their 8-bit ASCII value (see Appendix A) and store them one character to a byte.

Any character, including the null, carriage return, and form feed characters, can also be represented by an expression enclosed in angle brackets outside of the delimiters. You must define the ASCII values of null, carriage return, and form feed with a direct assignment statement. The ASCII character storage directives store the 8-bit binary value specified by the expression.

ASCII strings can be continued over several lines. The hyphen must be used as the line continuation character and the string on each line must be delimited at both ends. Note that a different pair of delimiters can be used for each line. For example:

```
CR=13
LF=10
                    /ABC DEEG/
       . ASCII
       . ASCIZ
                    @Any character can be a delimiter@
       . ASCIC
                     ? lowercase is not converted to UPPER?
       . ASCII
                     ? this is a test!?<CR><LF>!Isn't it?!
       . ASCII
                     \ Angle Brackets <are part <of> this> string \
       . ASCII
                     / This string is continued / -
                     \ on the next line \
        ASCII
                     <CR><LF>! this string includes an expression! -
                     <128+CR>? whose value is a 13 plus 128?
```

The following sections describe each of the four ASCII character storage directives, giving the formats and examples of each.

.ASCIC

## .ASCIC

Counted ASCII string storage directive

**FORMAT** 

.ASCIC string

parameter

string

A delimited ASCII string.

#### DESCRIPTION

.ASCIC performs the same function as .ASCII, except that .ASCIC inserts a count byte before the string data. The count byte contains the length of the string in bytes. The length given includes any bytes of nonprintable characters outside the delimited string but excludes the count byte.

.ASCIC is useful in copying text because the count indicates the length of the text to be copied.

#### **EXAMPLE**

CR=13

; Direct assignment statement

defines CR

. ASCIC #HELLO#<CR> ; This counted ASCII string

is equivalent to the

.BYTE

; count followed by

.ASCII

#HELLO#<CR>

; the ASCII string

# Assembler Directives ASCID

### .ASCID

String-descriptor ASCII string storage directive

**FORMAT** 

.ASCID string


parameter

string

A delimited ASCII string.

#### **DESCRIPTION**

.ASCID performs the same function as ASCII, except that .ASCID inserts a string descriptor before the string data. The string descriptor has the following format:



ZK-370-81

#### **Parameters**

#### length

The length of the string (two bytes)

#### information

Descriptor information (not used) (two bytes)

#### pointer

Position independent pointer to the string (four bytes)

String descriptors are used in calling procedures (see the VAX-11 Architecture Reference Manual).

#### **EXAMPLE**

DESCR1: .ASCID /ARGUMENT FOR CALL/ DESCR2: .ASCID /SECOND ARGUMENT/ ; String descriptor ; Another string

; descriptor

.

PUSHAL DESCR1
PUSHAL DESCR2
CALLS #2,STRNG\_PROC

; Put address of descriptors

; on the stack ; Call procedure

.ASCII

## .ASCII

ASCII string storage directive

**FORMAT** 

.ASCII string

parameter

string

A delimited ASCII string.

**DESCRIPTION** 

.ASCII stores, in the next available byte, the ASCII value of each character in the ASCII string or the value of each byte expression.

#### **EXAMPLE**

CR=13

; Assignment statements

LF=10

; define CR and LF ; Delimiter is "

.ASCII "DATE: 17-NOV-1984" .ASCII /EOF/<CR><LF>

; Delimiter is /

### **Assembler Directives** .ASCIZ

### .ASCIZ

Zero-terminated ASCII string storage directive

**FORMAT** 

.ASCIZ string

parameter

string

A delimited ASCII string.

#### **DESCRIPTION**

.ASCIZ performs the same function as .ASCII, except that .ASCIZ appends a null byte as the final character of the string. Thus, when a list or text string is created with an .ASCIZ directive, you need only perform a search for the null character in the last byte to determine the end of the string.

#### **EXAMPLE**

FF=12

.ASCIZ /ABCDEF/

.ASCIZ /A/<FF>/B/

; Define FF

; 6 characters in string,

; 7 bytes of data

; 3 characters in strings,

; 4 bytes of data

.BLKx

### .BLKx

Block storage allocation directives

#### **FORMATS**

.BLKA expression .BLKB expression .BLKD expression .BLKF expression .BLKG expression .BLKH expression .BLKL expression .BLKO expression .BLKQ expression .BLKW expression

#### parameter

#### expression

An expression specifying the amount of storage to be allocated. All the symbols in the expression must be defined and the expression must be an absolute expression (see Section 3.5). If the expression is omitted, a default value of 1 is assumed.

**DESCRIPTION** VAX MACRO has 10 block storage directives.

Directive	Function
.BLKA	Reserves storage for addresses (longwords)
.BLKB	Reserves storage for byte data
.BLKD	Reserves storage for double-precision floating-point data (quadwords)
.BLKF	Reserves storage for single-precision floating-point data (longwords)
.BLKG	Reserves storage for G_floating data (quadwords)
.BLKH	Reserves storage for H_floating data (octawords)
.BLKL	Reserves storage for longword data
.BLKO	Reserves storage for octaword data
.BLKQ	Reserves storage for quadword data
.BLKW	Reserves storage for word data

Each directive reserves storage for a different data type. The value of the expression determines the number of data items for which VAX MACRO reserves storage. For example, .BLKL 4 reserves storage for four longwords of data and .BLKB 2 reserves storage for two bytes of data.

# Assembler Directives .BLKx

The total number of bytes reserved is equal to the length of the data type times the value of the expression as follows:

Directive	Number of Bytes Allocated
.BLKB	Value of expression
.BLKW	2 * value of expression
.BLKA	
.BLKF	4 * value of expression
.BLKL	
.BLKD	8 * value of expression
.BLKG	
.BLKQ	
.BLKH	16 * value of expression
.BLKO	

### **EXAMPLE**

. BLKB	15	; Space for 15 bytes
. BLKO	3	; Space for 3 octawords (48 bytes)
. BLKL	1	; Space for 1 longword (4 bytes)
. BLKF	<3*4>	; Space for 12 single-precision
		: floating-point values (48 bytes)

BYTE

## .BYTE

Byte storage directive

#### **FORMAT**

#### .BYTE expression-list

#### parameter

#### expression-list

One or more expressions separated by commas. Each expression is first evaluated as a longword expression; then the value of the expression is truncated to one byte. The value of each expression should be in the range of 0 through 255 for unsigned data or in the range of -128 through +127 for signed data.

Each expression optionally can be followed by a repetition factor delimited by square brackets. An expression followed by a repetition factor has the format:

expression1[expression2]

### expression1

An expression that specifies the value to be stored.

### [expression2]

An expression that specifies the number of times the value will be repeated. The expression must not contain any undefined symbols and it must be absolute (see Section 3.5). The square brackets are required.

**DESCRIPTION** .BYTE generates successive bytes of binary data in the object module.

#### NOTES

- 1 The assembler displays an error message if the high-order three bytes of the longword expression has a value other than 0 or ^XFFFFFF.
- 2 At link time, a relocatable expression can result in a value that exceeds one byte in length. In this case, the VAX Linker issues a truncation diagnostic message for the object module in question. For example:

#### A: . BYTE

; Relocatable value 'A' will cause VAX linker truncation diagnostic if the statement has a virtual address of 256 or above

The .SIGNED\_BYTE directive is the same as .BYTE except the assembler displays a diagnostic message if a value in the range 128 through 255 is specified. See the description of .SIGNED\_BYTE for more information.

# Assembler Directives .BYTE

### **EXAMPLE**

.CROSS and .NOCROSS

### .CROSS .NOCROSS

Cross-reference directives

#### **FORMATS**

.CROSS [symbol-list] .NOCROSS [symbol-list]

#### parameter

symbol-list

A list of legal symbol names separated by commas.

#### **DESCRIPTION**

VAX MACRO produces a cross-reference listing when the CROSS\_REFERENCE qualifier is specified in the MACRO command. The .CROSS and .NOCROSS directives control which symbols are included in the cross-reference listing. The .CROSS and .NOCROSS directives have an effect only if /CROSS\_REFERENCE was specified in the MACRO command (see the VAX/VMS DCL Dictionary).

By default, the cross-reference listing includes the definition and all the references to every symbol in the module. The cross-reference listing can be disabled for all symbols or for a specified list of symbols.

.NOCROSS without a symbol list disables the cross-reference listing of all symbols. Any symbol definition or reference that appears after .NOCROSS without a symbol list and before the next .CROSS without a symbol list is excluded from the cross-reference listing. .CROSS without a symbol list reenables the cross-reference listing.

.NOCROSS with a symbol list disables the cross-reference listing for the listed symbols only. .CROSS with a symbol list enables or reenables the cross-reference listing of the listed symbols.

### NOTES

- 1 .CROSS without a symbol list will not reenable the cross-reference listing of a symbol specified in .NOCROSS with a symbol list.
- 2 If the cross-reference listing of all symbols is disabled, .CROSS with a symbol list will have no effect until the cross-reference listing is reenabled by .CROSS without a symbol list.

### **EXAMPLES**

LAB1:

CROSS

MOVL

LOC1, LOC2

; Stop cross-reference

; Copy data

; Reenable cross-reference

The definition of LAB1 and the references to LOC1 and LOC2 are not included in the cross-reference listing.

.CROSS and .NOCROSS

2 .NOCROSS LOC1 ; Do not cross-reference LOC1

LAB2: MOVL LOC1,LOC2 ; Copy data

.CROSS LOC1 ; Reenable cross-reference

of LOC1

The definition of LAB2 and the reference to LOC2 are included in the cross-reference, but the reference to LOC1 is not included in the cross-reference.

.DEBUG

### .DEBUG

Debug symbol attribute directive

#### **FORMAT**

.DEBUG symbol-list

#### parameter

symbol-list

A list of legal symbols separated by commas.

#### DESCRIPTION

.DEBUG specifies that the symbols in the list are made known to the VAX Symbolic Debugger. During an interactive debugging session, these symbols can be used to refer to memory locations or to examine the values assigned to the symbols.

#### NOTE

The assembler adds the symbols in the symbol list to the symbol table in the object module. You need not specify global symbols in the .DEBUG directive because global symbols are automatically put in the object module's symbol table. (See the description of .ENABLE for a discussion of how to make information about local symbols available to the debugger.)

#### **EXAMPLE**

.DEBUG INPUT,OUTPUT,-LAB\_30,LAB\_40 ; Make these symbols known ; to the debugger

# Assembler Directives .DEFAULT

### .DEFAULT

Default control directive

#### **FORMAT**

#### .DEFAULT DISPLACEMENT, keyword

#### parameter

#### keyword

One of three keywords—BYTE, WORD, or LONG—indicating the default displacement length.

#### **DESCRIPTION**

.DEFAULT determines the default displacement length for the relative and relative deferred addressing modes (see Sections 5.2.1 and 5.2.2).

#### **NOTES**

- 1 .DEFAULT has no effect on the default displacement for displacement and displacement deferred addressing modes (see Sections 5.1.6 and 5.1.7).
- **2** If there is no .DEFAULT in a source module, the default displacement length for the relative and relative deferred addressing modes is a longword.

#### **EXAMPLE**

.DEFAULT DISPLACEMENT, WORD MOVL LABEL.R1

.DEFAULT DISPLACEMENT,LONG ; LONG is default INCB @COUNTS+4 ; Assembler uses 1

; WORD is default
; Assembler uses word
; displacement unless
; label has been defined
; LONG is default
; Assembler uses longword
; displacement unless
; COUNTS has been defined

.D\_FLOATING and .DOUBLE

### .D\_FLOATING .DOUBLE

Floating-point storage directive

#### **FORMATS**

.D\_FLOATING literal-list

.DOUBLE literal-list

#### parameter

#### literal-list

A list of floating-point constants (see Section 3.2.2). The constants cannot contain any unary or binary operators except unary plus or unary minus.

**DESCRIPTION** .D\_FLOATING evaluates the specified floating-point constants and stores the results in the object module. .D\_FLOATING generates 64-bit, double-precision, floating-point data (1 bit of sign, 8 bits of exponent, and 55 bits of fraction). See the description of .F\_FLOATING for information on storing single-precision floating-point numbers and the descriptions of .G\_FLOATING and .H\_FLOATING for descriptions of other floating-point numbers.

#### NOTES

- 1 Double-precision floating-point numbers are always rounded. They are not affected by .ENABLE TRUNCATION.
- 2 The floating-point constants in the literal list must not be preceded by the floating-point operator (^F).

#### **EXAMPLE**

.D\_FLOATING 1000,1.0E3,1.0000000E-9 . DOUBLE 3.1415928, 1.107153423828 ; List

D\_FLOATING 5, 10, 15, 0, 0.5

### **Assembler Directives** .DISABLE

### .DISABLE

Function control directive

#### **FORMAT**

.DISABLE argument-list

#### parameter

#### argument-list

One or more of the symbolic arguments listed in Table 6-3 in the description of .ENABLE. Either the long form or the short form of the symbolic arguments can be used. If multiple arguments are specified, they must be separated by commas, spaces, or tabs.

**DESCRIPTION** .DISABLE disables the specified assembler functions. See the description of .ENABLE for more information.

#### NOTE

The alternate form of .DISABLE is .DSABL.

### .ENABLE

Function control directive

#### **FORMAT**

### .ENABLE argument-list

#### parameter

#### argument-list

One or more of the symbolic arguments listed in Table 6–3. Either the long form or the short form of the symbolic arguments can be used.

If multiple arguments are specified, they must be separated by commas, spaces, or tabs.

Table 6-3 .ENABLE and .DISABLE Symbolic Arguments

Long Form	Short Form	Default Condition	Function
ABSOLUTE	AMA	Disabled	When ABSOLUTE is en- abled, all PC relative addressing modes are assembled as absolute addressing modes.
DEBUG	DBG	Disabled	When DEBUG is enabled, all local symbols are included in the object module's symbol table for use by the debugger.
GLOBAL	GBL	Enabled	When GLOBAL is enabled, all undefined symbols are considered external symbols. When GLOBAL is disabled, any undefined symbol that is not listed in an .EXTERNAL directive causes an assembly error.
LOCAL_ BLOCK	LSB	Disabled	When LOCAL_BLOCK is enabled, the current local label block is ended and a new one is started. When LOCAL_BLOCK is disabled, the current local label block is ended. See Section 3.4 for a complete description of local label blocks.

### **Assembler Directives** .ENABLE

Table 6-3 (Cont.) .ENABLE and .DISABLE Symbolic Arguments

Long Form	Short Form	Default Condition	Function
SUPPRESSION	SUP	Disabled	When SUPPRESSION is enabled, all symbols that are defined but not referred to are not listed in the symbol table. When SUPPRESSION is disabled, all symbols that are defined are listed in the symbol table.
TRACEBACK	ТВК	Enabled	When TRACEBACK is enabled, the program section names and lengths, module names, and routine names are included in the object module for use by the debugger. When TRACEBACK is disabled, VAX MACRO excludes this information and, in addition, does not make any local symbol information available to the debugger.
TRUNCATION	FPT	Disabled	When TRUNCATION is enabled, single-precision floating-point numbers are truncated. When TRUNCATION is disabled, single-precision floating-point numbers are rounded. D_floating, G_floating, and H_floating numbers are not affected by .ENABLE TRUNCATION; they are always rounded.

**DESCRIPTION** .ENABLE enables the specified assembly function. .ENABLE and its negative form, .DISABLE, control the following assembler functions.

- Creating local label blocks.
- Making all local symbols available to the debugger and enabling the traceback feature.
- Specifying that undefined symbol references are external references.
- Truncating or rounding single-precision floating-point numbers.
- Suppressing the listing of symbols that are defined but not referenced.
- Specifying that all PC references are absolute, not relative.

.ENABLE

### NOTE

The alternate form of .ENABLE is .ENABL.

### **EXAMPLE**

.ENABLE ABSOLUTE, GLOBAL ; Assemble relative address mode

as absolute address mode, and consider

undefined references as global

 $. \ \, {\tt DISABLE} \ \, {\tt TRUNCATION,TRACEBACK} \quad ; \ \, {\tt Round floating-point numbers, and} \\$ 

; omit debugging information from ; the object module

### .END

Assembly termination directive

#### **FORMAT**

.END [symbol]

#### parameter

#### symbol

The address (called the transfer address) at which program execution is to begin.

#### **DESCRIPTION**

.END terminates the source program. No additional text should occur beyond this point in the current source file or in any additional source files specified in the command line for this assembly. If any additional text does occur, the assembler ignores the text. The additional text does not appear in either the listing file or the object file.

#### **NOTES**

- 1 The transfer address must be in a program section that has the EXE attribute (see the description of .PSECT).
- 2 When an executable image consisting of several object modules is linked, only one object module should be terminated by an .END directive that specifies a transfer address. All other object modules should be terminated by .END directives that do not specify a transfer address. If an executable image either contains no transfer address or contains more than one transfer address, the VAX Linker displays an error message.
- 3 If the source program contains an unterminated conditional code block when the .END directive is specified, the assembler displays an error message.

#### **EXAMPLE**

ENTRY START, O

; Entry mask

.

; Main program

. END

START

; Transfer address

.ENDC

## .ENDC

End conditional directive

#### **FORMAT**

.ENDC

**DESCRIPTION** .ENDC terminates the conditional range started by the .IF directive. See the description of .IF for more information and examples.

# Assembler Directives .ENDM

### .ENDM

End definition directive

#### **FORMAT**

.ENDM [macro-name]

#### parameter

#### macro-name

The name of the macro whose definition is to be terminated. The macro name is optional; if specified, it must match the name defined in the matching .MACRO directive. The macro name should be specified so that the assembler can detect any improperly nested macro definitions.

#### **DESCRIPTION**

.ENDM terminates the macro definition. See the description of .MACRO for an example of the use of .ENDM.

#### NOTE

If .ENDM is encountered outside a macro definition, the assembler displays an error message.

.ENDR

## .ENDR

End range directive

#### **FORMAT**

.ENDR

#### **DESCRIPTION**

.ENDR indicates the end of a repeat range. It must be the final statement of every indefinite repeat block directive (.IRP and .IRPC) and every repeat block directive (.REPEAT). See the description of these directives for examples of the use of .ENDR.

# Assembler Directives .ENTRY

### .ENTRY

Entry directive

#### **FORMAT**

.ENTRY symbol, expression

#### parameters

#### symbol

The symbolic name for the entry point.

#### expression

The register save mask for the entry point. The expression must be an absolute expression and must not contain any undefined symbols.

#### DESCRIPTION

.ENTRY defines a symbolic name for an entry point and stores a register save mask (two bytes) that location. The symbol is defined as a global symbol with a value equal to the value of the location counter at the .ENTRY directive. The entry point can be used as the transfer address of the program. The register save mask is used to determine which registers are saved before the procedure is called. These saved registers are automatically restored when the procedure returns control to the calling program. See the description of the procedure call instructions in Section 9 and in the VAX-11 Architecture Reference Manual.

#### **NOTES**

- 1 The register mask operator (^M) is convenient to use for setting the bits in the register save mask (see Section 3.6.2.2).
- **2** An assembly error occurs if the expression has bits 0, 1, 12, or 13 set. These bits correspond to the registers R0, R1, AP, and FP, and are reserved for the CALL interface.
- **3** DIGITAL recommends that .ENTRY be used to define all callable entry points including the transfer address of the program. Although the following construct also defines an entry point, its use is discouraged:

symbol:: .WORD expression

Although a procedure starting with this construct can be called, the entry mask is not checked for any illegal registers and the symbol cannot be used in a .MASK directive.

4 .ENTRY should be used only for procedures that will be called by the CALLS or CALLG instruction. A routine that is entered by the BSB or JSB instruction should not use .ENTRY because these instructions do not expect a register save mask. These routines should begin in the following format:

symbol:: first instruction

The first instruction of the routine immediately follows the symbol.

#### .ENTRY

#### **EXAMPLE**

.ENTRY CALC, M<R2, R3, R7>

; Procedure starts here. ; Registers R2, R3, and R7 ; are preserved by CALL ; and RET instructions

# Assembler Directives .ERROR

### .ERROR

Error directive

#### **FORMAT**

.ERROR [expression];comment

#### parameters

#### expression

An expression whose value is displayed when .ERROR is encountered during assembly.

#### ;comment

A comment that is displayed when .ERROR is encountered during assembly. The comment must be preceded by a semicolon.

#### **DESCRIPTION**

.ERROR causes the assembler to display an error message on the terminal or batch log file and in the listing file (if there is one).

#### NOTES

- ERROR, .WARN, and .PRINT are message display directives. They can be used to display information indicating that a macro call contains an error or an illegal set of conditions.
- **2** When the assembly is finished, the assembler displays the total number of errors, warnings, and information messages, and the sequence numbers of the lines causing the errors or warnings.
- **3** If .ERROR is included in a macro library, the comment should also end with a semicolon. Otherwise, the librarian will strip the comment from the directive and it will not be displayed when the macro is called.
- **4** The line containing the .ERROR directive is not included in the listing file.
- **5** If the expression has a value of 0, it is not displayed in the error message.

#### **EXAMPLE**

.IF DEFINED .IF GREATER .ERROR 25 .ENDC

. ENDC

LONG\_MESS 1000-WORK\_AREA

; Need larger WORK\_AREA;

If the symbol LONG\_MESS is defined and if the symbol WORK\_AREA has a value of 1000 or less, the following error message is displayed:

%MACRO-E-GENERR, Generated ERROR: 25 Need larger WORK\_AREA

.EVEN

## .EVEN

Even location counter alignment directive

#### **FORMAT**

.EVEN

**DESCRIPTION** .EVEN ensures that the current value of the location counter is even by adding 1 if the current value is odd. If the current value is already even, no action is taken.

# .EXTERNAL

External symbol attribute directive

#### **FORMAT**

.EXTERNAL symbol-list

parameter

symbol-list

A list of legal symbols, separated by commas.

#### DESCRIPTION

.EXTERNAL indicates that the specified symbols are external; that is, the symbols are defined in another object module and cannot be defined until link time (see Section 3.3.3 for a discussion of external references).

#### NOTES

- 1 If the GLOBAL argument is enabled (see Table 6–3), all unresolved references will be marked as global and external. Thus, if GLOBAL is enabled, the programmer need not specify .EXTERNAL. However, if GLOBAL is disabled, the programmer must explicitly specify .EXTERNAL to declare any symbols that are defined externally but are referred to in the current module.
- 2 If GLOBAL is disabled and the assembler finds symbols that are not defined in the current module and are not listed in a .EXTERNAL directive, the assembler displays an error message.
- 3 Note that if your program does not reference, in a relocatable program section, symbols that are declared in the absolute program section (ABS), the unreferenced symbols will be filtered out by the assembler, and they will not be included in the object file. This "filtering out" will occur even if the symbols are declared global or external.

If you want to be sure that a symbol will be included even if it is not referenced, declare it in a relocatable program section. If you want to make sure that a symbol you define in an absolute program section is included, reference it in a relocatable program section.

**4** The alternate form of .EXTERNAL is .EXTRN.

#### **EXAMPLE**

. EXTERNAL . EXTERNAL SIN, TAN, COS

; These symbols are defined in

SINH, COSH, TANH ; externally assembled modules

.F\_FLOATING and .FLOAT

# .F\_FLOATING .FLOAT

Floating-point storage directive

#### **FORMATS**

.F\_FLOATING literal-list

.FLOAT literal-list

#### parameter

#### literal-list

A list of floating-point constants (see Section 3.2.2). The constants cannot contain any unary or binary operators except unary plus and unary minus.

**DESCRIPTION** .F\_FLOATING evaluates the specified floating-point constants and stores the results in the object module. .F\_FLOATING generates 32-bit, single-precision, floating-point data (1 bit of sign, 8 bits of exponent, and 23 bits of fractional significance). See the description of .D\_FLOATING for information on storing double-precision floating-point numbers and the descriptions of .G\_FLOATING and .H\_FLOATING for descriptions of other floating-point numbers.

#### **NOTES**

- 1 See the description of .ENABLE for information on specifying floating-point rounding or truncation.
- The floating-point constants in the literal list must not be preceded by the floating-point unary operator (^F).

#### **EXAMPLE**

F\_FLOATING 134.5782,74218.34E20 ; Constant list

.F\_FLOATING 134.2,0.1342E3,1342E-1 .F\_FLOATING -0.75,1E38,-1.0E-37 ; These all generate 134.2

; Constant list FLOAT 0,25,50

# Assembler Directives .G\_FLOATING

# .G\_FLOATING

G\_floating-point storage directive

#### **FORMAT**

.G\_FLOATING literal-list

#### parameter

#### literal-list

A list of floating-point constants (see Section 3.2.2). The constants cannot contain any unary or binary operators except unary plus or unary minus.

#### DESCRIPTION

.G\_FLOATING evaluates the specified floating-point constants and stores the results in the object module. .G\_FLOATING generates 64-bit data (1 bit of sign, 11 bits of exponent, and 52 bits of fraction).

#### NOTES

- 1 G\_floating-point numbers are always rounded. They are not affected by the .ENABLE TRUNCATION directive.
- **2** The floating-point constants in the literal list must not be preceded by the floating-point operator (^F).

#### **EXAMPLE**

.G\_FLOATING 1000, 1.0E3, 1.0000000E-9 ; Constant list

.GLOBAL

# .GLOBAL

Global symbol attribute directive

#### **FORMAT**

.GLOBAL symbol-list

#### parameter

symbol-list

A list of legal symbol names, separated by commas.

#### DESCRIPTION

.GLOBAL indicates that specified symbol names are either globally defined in the current module or externally defined in another module (see Section 3.3.3).

#### NOTES

- 1 .GLOBAL is provided for MACRO-11 compatibility only. DIGITAL recommends that global definitions be specified by a double colon or double equals sign (see Sections 2.1 and 3.8) and that external references be specified by .EXTERNAL (when necessary).
- 2 The alternate form of .GLOBAL is .GLOBL.

#### **EXAMPLE**

.GLOBAL LAB\_40,LAB\_30

.GLOBAL UKN\_13

; Make these symbol names ; globally known

to all linked modules

# **Assembler Directives** .H\_FLOATING

# .H\_FLOATING

H\_floating-point storage directive

#### **FORMAT**

.H\_FLOATING literal-list

#### parameter

#### literal-list

A list of floating-point constants (see Section 3.2.2). The constants cannot contain any unary or binary operators except unary plus or unary minus.

**DESCRIPTION** .H\_FLOATING evaluates the specified floating-point constants and stores the results in the object module. .H\_FLOATING generates 128-bit data (1 bit of sign, 15 bits of exponent, and 112 bits of fraction).

#### NOTES

- 1 H\_floating-point numbers are always rounded. They are not affected by the .ENABLE TRUNCATION directive.
- 2 The floating-point constants in the literal list must not be preceded by the floating-point operator (^F).

#### **EXAMPLE**

.H\_FLOATING 36912, 15.0E18, 1.0000000E-9 : Constant list

.IDENT

# .IDENT

Identification directive

#### **FORMAT**

.IDENT string

#### parameter

#### string

A 1- to 31-character string that identifies the module, such as a string that specifies a version number. The string must be delimited. The delimiters can be any paired printing characters other than the left angle bracket ( < ) or the semicolon (;), as long as the delimiting character is not contained in the text string itself.

#### **DESCRIPTION**

.IDENT provides a means of identifying the object module. This identification is in addition to the name assigned to the object module with .TITLE. A character string can be specified in .IDENT to label the object module. This string is printed in the header of the listing file and also appears in the object module.

#### NOTES

- 1 If a source module contains more than one .IDENT, the last directive given establishes the character string that forms part of the object module identification.
- **2** If the delimiting characters do not match, or if an illegal delimiting character is used, the assembler displays an error message.

#### **EXAMPLE**

.IDENT /3-47/

; Version and edit numbers

The character string "3-47" is included in the object module.

# .IF

Conditional assembly block directives

#### **FORMATS**

.IF condition argument(s)

•

range

.

.ENDC

#### parameters

#### condition

A specified condition that must be met if the block is to be included in the assembly. The condition must be separated from the argument(s) by a comma, space, or tab. Table 6–4 lists the conditions that can be tested by the conditional assembly directives.

### argument(s)

The symbolic argument(s) or expression(s) of the specified conditional test. If the argument is an expression, it cannot contain any undefined symbols and must be an absolute expression (see Section 3.5).

## range

The block of source code that is conditionally included in the assembly.

Table 6-4 Condition Tests for Conditional Assembly Directives

Condition Test		Complement Condition Test		Argument Type	Number of Argu- ments	Condition that Assembles Block
Long Form	Short Form	Long Form	Short Form			
EQUAL	EQ	NOT_EQUAL	NE	Expression	1	Expression is equal to 0 /not equal to 0 $$
GREATER	GT	LESS_EQUAL	LE	Expression	1	Expression is greater than 0 /less than or equal to $0$
LESS_THAN	LT	GREATER_EQUAL	GE	Expression	1	Expression is less than 0 /greater than or equal to 0
DEFINED	DF	NOT_DEFINED	NDF	Symbolic	1	Symbol is defined /not defined
BLANK <sup>1</sup>	В	NOT_BLANK <sup>1</sup>	NB	Macro	1	Argument is blank /nonblank
DENTICAL <sup>1</sup>	IDN	DIFFERENT¹	DIF	Macro	2	Arguments are identical /different

<sup>1</sup>The BLANK, NOT\_BLANK, IDENTICAL, and DIFFERENT conditions are only useful in macro definitions.

J.F

**DESCRIPTION** A conditional assembly block is a series of source statements that is assembled only if a certain condition is met. .IF starts the conditional block and .ENDC ends the conditional block; each .IF must have a corresponding .ENDC. The .IF directive contains a condition test and one or two arguments. The condition test specified is applied to the argument(s). If the test is met, all VAX MACRO statements between .IF and .ENDC are assembled. If the test is not met, the statements are not assembled. An exception to this rule occurs when subconditional directives are used (see the description of the .IF\_x

> Conditional blocks can be nested; that is, a conditional block can be inside another conditional block. In this case the statements in the inner conditional block are assembled only if the condition is met for both the outer and inner block.

#### NOTES

- 1 If .ENDC occurs outside a conditional assembly block, the assembler displays an error message.
- **2** VAX MACRO permits a nesting depth of 31 conditional assembly levels. If a statement attempts to exceed this nesting level depth, the assembler displays an error message.
- 3 Lowercase string arguments are converted to uppercase before being compared, unless the string is surrounded by delimiters. For information on string arguments and delimiters, see Section 4.
- 4 The assembler displays an error message if .IF specifies any of the following: a condition test other than those in Table 6-4, an illegal argument, or a null argument specified in an .IF directive.
- 5 The .SHOW and .NOSHOW directives control whether condition blocks that are not assembled are included in the listing file.

#### **EXAMPLES**

- An example of a conditional assembly directive is: .IF EQUAL ALPHA+1 ; Assemble block if ALPHA+1=0. Do ; not assemble if ALPHA+1 not=0 . ENDC
- 2 Nested conditional directives take the form:
  - . IF condition, argument(s) .IF condition, argument(s)
  - . ENDC . ENDC

IE

- The following conditional directives can govern whether assembly is to occur:
  - .IF DEFINED SYM1 .IF DEFINED SYM2
    - .
  - . ENDC
  - . ENDC

In this example, if the outermost condition is not satisfied, no deeper level of evaluation of nested conditional statements within the program occurs. Therefore, both SYM1 and SYM2 must be defined for the code to be assembled.

.IF\_x

# .IF\_x

Subconditional assembly block directives

#### **FORMATS**

.IF\_FALSE

.IF\_TRUE

.IF\_TRUE\_FALSE

**DESCRIPTION** VAX MACRO has three subconditional assembly block directives:

Directive	Function
.IF_FALSE	If the condition of the assembly block tests false, the program includes the source code following the .IF_FALSE directive and continuing up to the next subconditional directive or to the end of the conditional assembly block.
.IF_TRUE	If the condition of the assembly block tests true, the program includes the source code following the .IF_TRUE directive and continuing up to the next subconditional directive or to the end of the conditional assembly block.
.IF_TRUE_FALSE	Regardless of whether the condition of the assembly block tests true or false, the source code following the .IF TRUE_FALSE directive (and continuing up to the next subconditional directive or to the end of the assembly block) is always included.

The implied argument of a subconditional directive is the condition test specified when the conditional assembly block was entered. A conditional or subconditional directive in a nested conditional assembly block is not evaluated if the preceding (or outer) condition in the block is not satisfied (see Examples 3 and 4).

A conditional block with a subconditional directive is different from a nested conditional block. If the condition in the .IF is not met, the inner conditional block(s) are not assembled, but a subconditional directive can cause a block to be assembled.

#### NOTES

- 1 If a subconditional directive appears outside a conditional assembly block, the assembler displays an error message.
- 2 The alternate forms of .IF\_FALSE, .IF\_TRUE, and .IF\_TRUE\_FALSE are .IFF, .IFT, and .IFTF.

.IF\_x

#### **EXAMPLES**

. ENDC

```
Assume that symbol SYM is defined:
        .IF DEFINED SYM
                                        ; Tests TRUE since SYM is defined.
                                        ; Assembles the following code
                                        ; Tests FALSE since previous
        . IF FALSE
                                           .IF was TRUE. Does not
                                        ; assemble the following code
        . IF_TRUE
                                        ; Tests TRUE since SYM is defined.
                                        ; Assembles the following code
        .IF_TRUE_FALSE
                                        ; Assembles following code
                                        ; unconditionally
        . IF_TRUE
                                        ; Tests TRUE since SYM is defined.
                                        ; Assembles remainder of
                                        ; conditional assembly block
         . ENDC
     Assume that symbol X is defined and that symbol Y is not defined:
        .IF DEFINED X
                                        ; Tests TRUE since X is defined
        .IF DEFINED Y
                                        ; Tests FALSE since Y is not defined
        .IF_FALSE
                                        ; Tests TRUE since Y is not defined.
                                        ; Assembles the following code
                                        ; Tests FALSE since Y is not defined.
         . IF_TRUE
                                        ; Does not assemble the following
                                        ; code
         ENDC
         . ENDC
3
     Assume that symbol A is defined and that symbol B is not defined:
        .IF DEFINED A
                                       ; Tests TRUE since A is defined.
                                        ; Assembles the following code
        .IF_FALSE
                                        ; Tests FALSE since A is defined.
                                        ; Does not assemble the following
                                        ; code
        .IF NOT_DEFINED B
                                        ; Nested conditional directive
                                        ; is not evaluated
         . ENDC
```

#### .IF\_x

. ENDC

# .IIF

Immediate conditional assembly block directive

#### **FORMAT**

.IIF condition [, ]argument(s), statement

#### parameters

#### condition

One of the legal condition tests defined for conditional assembly blocks in Table 6–4 (see the description of .IF). The condition must be separated from the argument(s) by a comma, space, or tab; however, if the first argument can be a blank, the condition must be separated from the argument(s) with a comma.

## argument(s)

The argument associated with the immediate conditional directive; that is, an expression or symbolic argument (described in Table 6–4). If the argument is an expression, it cannot contain any undefined symbols and must be an absolute expression (see Section 3.5). The argument(s) must be separated from the statement by a comma.

#### statement

The statement to be assembled if the condition is satisfied.

#### **DESCRIPTION**

.IIF provides a means of writing a one-line conditional assembly block. The condition to be tested and the conditional assembly block are expressed completely within the line containing the .IIF directive; no terminating .ENDC statement is required.

#### NOTE

The assembler displays an error message if .IIF specifies a condition test other than those listed in Table 6–4, an illegal argument, or a null argument.

#### **EXAMPLE**

.IIF DEFINED EXAM, BEQL ALPHA

This directive generates the following code if the symbol EXAM is defined within the source program:

BEQL ALPHA

.IRP

# .IRP

Indefinite repeat argument directive

#### **FORMATS**

.IRP symbol, < argument list>

range

.ENDR

#### parameters

#### symbol

A formal argument that is successively replaced with the specified actual arguments enclosed in angle brackets. If no formal argument is specified, the assembler displays an error message.

# < argument list>

A list of actual arguments enclosed in angle brackets and used in expanding the indefinite repeat range. An actual argument can consist of one or more characters; multiple arguments must be separated by a legal separator (comma, space, or tab). If no actual arguments are specified, no action is taken.

# range

The block of source text to be repeated once for each occurrence of an actual argument in the list. The range can contain macro definitions and repeat ranges. .MEXIT is legal within the range.

**DESCRIPTION** .IRP replaces a formal argument with successive actual arguments specified in an argument list. This replacement process occurs during the expansion of the indefinite repeat block range. The .ENDR directive specifies the end of the range.

> .IRP is analogous to a macro definition with only one formal argument. At each expansion of the repeat block, this formal argument is replaced with successive elements from the argument list. The directive and its range are coded inline within the source program. This type of macro definition and its range do not require calling the macro by name, as do other macros described in this section.

.IRP can appear either within or outside another macro definition, indefinite repeat block, or repeat block (see the description of .REPEAT). The rules for specifying .IRP arguments are the same as those for specifying macro arguments.

#### **EXAMPLE**

#### Macro definition:

```
. MACRO
        CALL_SUB
                           SUBR, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10
. NARG
         COUNT
.IRP
         ARG, <A10, A9, A8, A7, A6, A5, A4, A3, A2, A1>
         NOT_BLANK ,
.IIF
                          ARG,
                                    PUSHL ARG
ENDR
CALLS
         #<COUNT-1>,SUBR
                                    ; Note SUBR is counted
. ENDM
        CALL_SUB
```

Macro call and expansion of the macro defined previously:

```
CALL_SUB
                  TEST, INRES, INTES, UNLIS, OUTCON, #205
        COUNT
. NARG
         ARG,<,,,,,#205,OUTCON,UNLIS,INTES,INRES>
NOT_BLANK , ARG, PUSHL ARG
. IRP
. IIF
. ENDR
         NOT_BLANK ,
                                      PUSHL
. IIF
         NOT_BLANK ,
                                      PUSHL
. IIF
         NOT_BLANK ,
.IIF
                                      PUSHL
.IIF
         NOT_BLANK ,
                                      PUSHL
         NOT_BLANK ,
.IIF
                                      PUSHL
         NOT_BLANK ,
                           #205.
                                      PUSHL #205
.IIF
. IIF
         NOT_BLANK ,
                           OUTCON,
                                      PUSHL OUTCON
         NOT_BLANK ,
.IIF
                           UNLIS,
                                      PUSHL UNLIS
         NOT_BLANK ,
                                      PUSHL INTES
.IIF
                           INTES.
. IIF
         NOT_BLANK ,
                           INRES,
                                      PUSHL INRES
        #<COUNT-1>, TEST
CALLS
                                    ; Note TEST is counted
```

This example uses the .NARG directive to count the arguments and the .IIF NOT\_BLANK directive (see descriptions of .IF and .IIF in this section) to determine whether the actual argument is blank. If the argument is blank, no binary code is generated.

.IRPC

# .IRPC

Indefinite repeat character directive

#### **FORMATS**

.IRPC symbol, < string>

range

.ENDR

#### parameters

#### symbol

A formal argument that is successively replaced with the specified characters enclosed in angle brackets. If no formal argument is specified, the assembler displays an error message.

# < string>

A sequence of characters enclosed in angle brackets and used in the expansion of the indefinite repeat range. Although the angle brackets are required only when the string contains separating characters, their use is recommended for legibility.

## range

The block of source text to be repeated once for each occurrence of a character in the list. The range can contain macro definitions and repeat ranges. .MEXIT is legal within the range.

**DESCRIPTION** .IRPC is similar to .IRP except that .IRPC permits single-character substitution, rather than argument substitution. On each iteration of the indefinite repeat range, the formal argument is replaced with each successive character in the specified string. The .ENDR directive specifies the end of the range.

> .IRPC is analogous to a macro definition with only one formal argument. At each expansion of the repeat block, this formal argument is replaced with successive characters from the actual argument string. The directive and its range are coded inline within the source program and do not require calling the macro by name, as do other macros described in this section.

> .IRPC can appear either within or outside another macro definition, indefinite repeat block, or repeat block (see description of .REPEAT).

### **EXAMPLE**

#### Macro Definition:

```
.MACRO HASH_SYM SYMBOL
.NCHR HV,<SYMBOL>
.IRPC CHR,<SYMBOL>
HV = HV+^A?CHR?
.ENDR
.ENDM HASH_SYM
```

Macro call and expansion of the macro defined previously:

This example uses the .NCHR directive to count the number of characters in an actual argument.

.LIBRARY

# **.LIBRARY**

Macro library directive

#### **FORMAT**

.LIBRARY macro-library-name

#### parameter

macro-library-name

A delimited string that is the file specification of a macro library.

#### **DESCRIPTION**

.LIBRARY adds a name to the macro library list that is searched whenever a .MCALL or an undefined opcode is encountered. The libraries are searched in the reverse order in which they were specified to the assembler.

If you omit any information from the macro-library-name argument, default values are assumed. The device defaults to your current default disk; the directory defaults to your current default directory; and the file type defaults to MLB.

DIGITAL recommends that libraries be specified in the MACRO command line with the /LIBRARY qualifier rather than with the .LIBRARY directive. The .LIBRARY directive makes moving files cumbersome.

#### **EXAMPLE**

.LIBRARY /DISK: [TEST]USERM/

; DISK: [TEST] USERM. MLB ; DISK:SYSDEF.MLB

.LIBRARY ?DISK:SYSDEF.MLB?
.LIBRARY \CURRENT.MLB\ ; Uses default disk and directory

.LINK

# .LINK

Linker option record directive

#### **FORMAT**

.LINK "file-spec" [/qualifier[=(module-name[,...])],...]

#### parameters

#### file-spec[,...]

A delimited string that specifies one or more input files. The delimiters can be any matching pair of printable characters except the space, tab, equal sign (=), semicolon (;), or left angle bracket ( < ). The character used as the delimiter cannot appear in the string itself. Alphanumeric characters can be used as delimiters; however, nonalphanumeric characters should be used to avoid confusion.

The input files can be object modules to be linked, libraries to be searched for external references or from which specific modules are to be included, or shareable images to be included in the output image. If you specify multiple input files, separate the file specifications with commas (,).

If you do not specify a file type in an input file specification, the linker supplies default file types, based on the nature of the file. All object modules are assumed to have file types of OBJ.

Note that the input file specification(s) must be correct at *link* time. You should make your references explicit, so that if the object module created by VAX MACRO is linked in a directory other than the one in which it was created, the linker will still be able to find the files referenced in the .LINK directive.

No wildcard characters are allowed in the file specification.

#### file qualifiers

## /INCLUDE=(module-name[,...])

Indicates that the associated input file is an object library or shareable image library, and that only the module names specified are to be unconditionally included as input to the linker.

At least one module name must be specified. If you specify more than one module name, separate the names with commas and enclose the list in parentheses.

If you specify /INCLUDE, you can also specify /LIBRARY; if so, the library is subsequently searched for unresolved references.

No wildcard characters are allowed in the module name specification(s). Module names may not be longer than 31 characters, the maximum length of a VAX MACRO symbol.

# /LIBRARY

Indicates that the associated input file is a library to be searched for modules to resolve any undefined symbols in the input files.

#### .LINK

If the associated input file specification does not include a file type, the linker assumes the default file type of OLB. You can use both /INCLUDE and /LIBRARY to qualify a file specification. In this case, the explicit inclusion of modules occurs first; then the library is used to search for unresolved references.

#### /SELECTIVE\_SEARCH

Directs the linker to add to its symbol table, from the specified file, only those global symbols that are defined in the file and are currently unresolved. If /SELECTIVE\_SEARCH is not specified, the linker includes all symbols from that file in its global symbol table.

#### /SHAREABLE

Requests that the linker include a shareable image file. No wildcard characters are allowed in the file specification.

The following table contains the abbreviations of the qualifiers for the .LINK directive. Note that to ensure readability, as well as compatibility with future releases, it is recommended that you use the full names of the qualifiers.

Abbreviation	Qualifier
/I	/INCLUDE
/L	/LIBRARY
/SE	/SELECTIVE_SEARCH
/SH	/SHAREABLE

**DESCRIPTION** The .LINK directive allows you to include linker option records in an object module produced by VAX MACRO. The qualifiers for the .LINK directive perform functions similar to the functions performed by the same qualifiers for the DCL command LINK.

> The .LINK directive is intended to be used for references that are not linker defaults, but which you always want to include in a particular image. Using the .LINK directive enables you to avoid having to explicitly name these references in the DCL command LINK.

For detailed information on the qualifiers to the DCL command LINK, and for a complete discussion of the operation of the linker itself, see the VAX/VMS Utilities Reference Volume.

#### **EXAMPLES**

.LINK "SYS\$LIBRARY: MYLIB" /INCLUDE=(MOD1, MOD2, MOD6)

This statement, when included in the file MYPROG.MAR, causes the assembler to request that MYPROG.OBJ be linked with modules MOD1, MOD2, and MOD6 in the library SYS\$LIBRARY:MYLIB.OLB (where SYS\$LIBRARY is a logical name for the disk and directory in which MYLIB.OLB is listed). The library is not searched for other unresolved references. The statement is equivalent to linking the file with the DCL command:

\$ LINK MYPROG, SYS\$LIBRARY:MYLIB /INCLUDE=(MOD1, MOD2, MOD6)

.LINK \SYS\$LIBRARY:MYOBJ\

.LINK 'SYS\$LIBRARY:MYOBJ | Link with object module

.SYS\$LIBRARY:MYOBJ OBJ

.LINK 'SYS\$LIBRARY:YOURLIB' /LIBRARY

.SYS\$LIBRARY:YOURLIB OLB

.for unresolved references

.LINK \*SYS\$LIBRARY:MYSTB.STB\* /SELECTIVE\_SEARCH

.SYS\$LIBRARY:MYSTB.STB

.SYS\$LIBRARY:MYSTB.STB

.for unresolved references

.LINK "SYS\$LIBRARY:MYSHR.EXE" /SHAREABLE

.LINK with shareable image

.SYS\$LIBRARY:MYSHR.EXE

To optimize performance, more than one input file can be included with a single .LINK directive. The following example shows how the five options illustrated previously can be included in one statement.

.LINK 'SYS\$LIBRARY:MYOBJ','SYS\$LIBRARY:YOURLIB' /LIBRARY,'SYS\$LIBRARY:MYLIB' /INCLUDE=(MOD1, MOD2, MOD6),'SYS\$LIBRARY:MYSTB.STB' /SELECTIVE\_SEARCH,'SYS\$LIBRARY:MYSHR.EXE' /SHAREABLE

.LIST

# .LIST

Listing directive

#### **FORMAT**

.LIST [argument-list]

#### parameter

argument-list

One or more of the symbolic arguments defined in Table 6–8 in the description of .SHOW. Either the long form or the short form of the arguments can be used. If multiple arguments are specified, they must be separated by commas, spaces, or tabs.

#### **DESCRIPTION**

.LIST is equivalent to .SHOW. See the description of .SHOW for more information.

# .LONG

Longword storage directive

#### **FORMAT**

### .LONG expression-list

#### parameters

#### expression-list

One or more expressions separated by commas. Each expression optionally can be followed by a repetition factor delimited by square brackets.

An expression followed by a repetition factor has the format:

expression1[expression2]

### expression1

An expression that specifies the value to be stored.

### [expression2]

An expression that specifies the number of times the value will be repeated. The expression must not contain any undefined symbols and must be an absolute expression (see Section 3.5). The square brackets are required.

### **DESCRIPTION**

.LONG generates successive longwords (four bytes) of data in the object module.

#### **EXAMPLE**

LAB\_3: .LONG LAB\_3,^X7FFFFFFFF,^A'ABCD'; 3 longwords of data
.LONG ^XF@4 ; 1 longword of data
.LONG 0[22] ; 22 longwords of data

#### NOTE

Each expression in the list must have a value that can be represented in 32 bits.

.MACRO

# .MACRO

Macro definition directive

#### **FORMATS**

.MACRO macro-name [formal-argument-list]

range

.ENDM [macro name]

#### parameters

#### macro-name

The name of the macro to be defined; this name can be any legal symbol up to 31 characters long.

#### formal-argument-list

The symbols, separated by commas, to be replaced by the actual arguments in the macro call.

#### range

The source text to be included in the macro expansion.

**DESCRIPTION** .MACRO begins the definition of a macro. It gives the macro name and a list of formal arguments (see Section 4). If the name specified is the same as the name of a previously defined macro, the previous definition is deleted and replaced with the new one. The .MACRO directive is followed by the source text to be included in the macro expansion. The .ENDM directive specifies the end of the range.

> Macro names do not conflict with user-defined symbols. Both a macro and a user-defined symbol can have the same name.

> When the assembler encounters a .MACRO directive, it adds the macro name to its macro name table and stores the source text of the macro (up to the matching .ENDM directive). No other processing occurs until the macro is expanded.

> The symbols in the formal argument list are associated with the macro name and are limited to the scope of the definition of that macro. For this reason, the symbols that appear in the formal argument list can also appear elsewhere in the program.

# Assembler Directives .MACRO

#### **NOTES**

- 1 If a macro has the same name as a VAX opcode, the macro is used instead of the instruction. This feature allows you to temporarily redefine an opcode.
- **2** If a macro has the same name as a VAX opcode and is in a macro library, the .MCALL directive must be used to define the macro. Otherwise, because the symbol is already defined (as the opcode), the assembler will not search the macro libraries.
- 3 You can redefine a macro with new source text during assembly by specifying a second .MACRO directive with the same name. Including a second .MACRO directive within the original macro definition causes the first macro call to redefine the macro. This is useful when a macro performs initialization or defines symbols; that is, when an operation is performed only once. The macro redefinition can eliminate unneeded source text in a macro or it can delete the entire macro. The .MDELETE directive provides another way to delete macros.

#### **EXAMPLE**

#### Macro definition:

```
.MACRO USERDEF
         . PSECT DEFS , ABS
MYSYM=
HIVAL=
        ^XFFF123
LOWVAL= 0
         . PSECT RWDATA, NOEXE, LONG
TABLE:
        . BLKL
                 100
LIST:
         . BLKB
                 10
         . MACRO
                 USERDEF
                                             ; Redefine it to null
         . ENDM
                 USERDEF
         . ENDM
                 USERDEF
```

Macro calls and expansions of the macro defined previously:

```
USERDEF
                                           ; Should expand data
        .PSECT DEFS, ABS
MYSYM=
HIVAL=
        ^XFFF123
LOWVAL= 0
        . PSECT RWDATA, NOEXE, LONG
TABLE:
        . BLKL
                100
        .BLKB
LIST:
                10
        . MACRO USERDEF
                                           ; Redefine it to null
        . ENDM
                USERDEF
        USERDEF
                                           ; Should expand nothing
```

In this example, when the macro is called the first time, it defines some symbols and data storage areas and then redefines itself. When the macro is called a second time, the macro expansion contains no source text.

.MASK

# .MASK

Mask directive

#### **FORMAT**

.MASK symbol[,expression]

#### parameters

symbol

A symbol defined in an .ENTRY directive.

#### expression

A register save mask.

#### DESCRIPTION

.MASK reserves a word for a register save mask for a transfer vector. See the description of .TRANSFER for more information and for an example of .MASK.

### **NOTES**

- 1 If .MASK does not contain an expression, the assembler directs the linker to copy the register save mask specified in .ENTRY to the word reserved by .MASK.
- **2** If .MASK contains an expression, the assembler directs the linker to combine this expression with the register save mask specified in .ENTRY and store the result in the word reserved by .MASK. The linker performs an inclusive OR operation to combine the mask in the entry point and the value of the expression. Consequently, a register specified in either .ENTRY or .MASK will be included in the combined mask. See the description of .ENTRY for more information on entry masks.

# **Assembler Directives** MCALL

# .MCALL

Macro call directive

#### **FORMAT**

.MCALL macro-name-list

#### parameter

#### macro-name-list

A list of macros to be defined for this assembly. The names must be separated by commas.

#### DESCRIPTION

.MCALL specifies the names of the system and/or user-defined macros that are required to assemble the source program but are not defined in the source

If any named macro is not found upon completion of the search (that is, if the macro is not defined in any of the macro libraries), the assembler displays an error message.

Note: .MCALL is provided for compatibility with MACRO-11; DIGITAL recommends that it not be used. When VAX MACRO finds an unknown symbol in the opcode field, it automatically searches all macro libraries. If it finds the symbol in a library, it uses the macro definition and expands the macro reference. If VAX MACRO does not find the unknown symbol in the library, it displays an error message. There is one exception for which .MCALL must be used: when a macro has the same name as an opcode (see description of .MACRO).

#### **EXAMPLE**

MCALL INSQUE

; Substitute macro in library for INSQUE

instruction

.MDELETE

# .MDELETE

Macro deletion directive

#### **FORMAT**

.MDELETE macro-name-list

#### parameters

#### macro-name-list

A list of macros whose definitions are to be deleted. The names must be separated by commas.

#### DESCRIPTION

.MDELETE deletes the definitions of specified macros. The number of macros actually deleted is printed in the assembly listing on the same line as the .MDELETE directive.

.MDELETE completely deletes the macro, freeing memory as necessary, whereas the technique of macro redefinition explained in the description of .MACRO merely redefines the macro.

#### **EXAMPLE**

.MDELETE USERDEF, \$SSDEF, ALTR

# Assembler Directives .MEXIT

# .MEXIT

Macro exit directive

#### **FORMAT**

#### .MEXIT

#### DESCRIPTION

.MEXIT terminates a macro expansion before the end of the macro. Termination is the same as if .ENDM were encountered. The directive can also be used within repeat blocks. .MEXIT is most useful in conditional expansion of macros because it bypasses the complexities of nested conditional directives and alternate assembly paths.

#### **NOTES**

- 1 When .MEXIT occurs in a repeat block, the assembler terminates the current repetition of the range and suppresses further expansion of the repeat range.
- **2** When macros or repeat blocks are nested, .MEXIT exits to the next higher level of expansion.
- **3** If .MEXIT occurs outside a macro definition or a repeat block, the assembler displays an error message.

#### **EXAMPLE**

.MACRO POLO N,A,B
..
.IF EQ N ; Start conditional assembly block
..
.MEXIT ; Terminate macro expansion
.ENDC ; End conditional assembly block
..
..

In this example, if the actual argument for the formal argument N equals 0, the conditional block is assembled, and the macro expansion is terminated by .MEXIT.

.NARG

# .NARG

Number of arguments directive

#### **FORMAT**

.NARG symbol

#### parameters

#### symbol

A symbol that is assigned a value equal to the number of arguments in the macro call.

**DESCRIPTION** .NARG determines the number of arguments in the current macro call.

.NARG counts all the positional arguments specified in the macro call, including null arguments (specified by adjacent commas). The value assigned to the specified symbol does not include either any keyword arguments or any formal arguments that have default values.

#### NOTE

If .NARG appears outside a macro, the assembler displays an error message.

#### **EXAMPLE**

#### Macro definition:

.MACRO CNT\_ARG A1,A2,A3,A4,A5,A6,A7,A8,A9=DEF9,A10=DEF10 ; COUNTER is set to no. of ARGS WORD COUNTER ; Store value of COUNTER . ENDM CNT\_ARG

Macro calls and expansions of the macro defined previously:

CNT\_ARG TEST,FIND,ANS ; COUNTER will = 3 . NARG COUNTER ; COUNTER is set to no. of ARGS ; Store value of COUNTER . WORD COUNTER CNT\_ARG ; COUNTER will = O NARG COUNTER ; COUNTER is set to no. of ARGS . WORD COUNTER ; Store value of COUNTER CNT\_ARG TEST, A2=SYMB2, A3=SY3 ; COUNTER will = 1 .NARG COUNTER ; COUNTER is set to no. of ARGS .WORD COUNTER ; Store value of COUNTER ; Store value of COUNTER ; Keyword arguments are not counted CNT\_ARG ,SYMBL,, ; COUNTER will = 3 .NARG COUNTER .WORD COUNTER ; COUNTER is set to no. of ARGS ; Store value of COUNTER ; Null arguments are counted

# .NCHR

Number of characters directive

#### **FORMAT**

.NCHR symbol, < string>

#### parameters

#### symbol

A symbol that is assigned a value equal to the number of characters in the specified character string.

# < string>

A sequence of printable characters. The character string must be delimited by angle brackets (or a character preceded by a circumflex) only if the specified character string contains a legal separator (comma, space, and/or tab) or a semicolon.

**DESCRIPTION** .NCHR determines the number of characters in a specified character string. It can appear anywhere in a VAX MACRO program and is useful in calculating the length of macro arguments.

#### **EXAMPLE**

#### Macro definition:

. MACRO	CHAR MESS	; Define MACRO
. NCHR	CHRCNT, <mess></mess>	; Assign value to CHRCNT
. WORD	CHRCNT	; Store value
. ASCII	/MESS/	; Store characters
. ENDM	CHAR	; Finish

Macro calls and expansions of the macro defined previously:

CHAR	<hello></hello>	; CHRCNT will = 5
. NCHR	CHRCNT, <hello></hello>	; Assign value to CHRCNT
. WORD	CHRCNT	; Store value
. ASCII	/HELLO/	; Store characters
CHAR	<14, 75.39 4>	; CHRCNT will = 12(dec)
. NCHR	CHRCNT, <14, 75.39 4>	; Assign value to CHRCNT
. WORD	CHRCNT	; Store value
. ASCII	/14, 75.39 4/	; Store characters

.NLIST

# .NLIST

Listing directive

#### **FORMAT**

.NLIST [argument-list]

#### parameter

#### argument-list

One or more of the symbolic arguments listed in Table 6–8 in the description of .SHOW. Either the long form or the short form of the arguments can be used. If multiple arguments are specified, they must be separated by commas, spaces, or tabs.

#### **DESCRIPTION**

.NLIST is equivalent to .NOSHOW. See the description of .SHOW for more information.

# **Assembler Directives** .NOCROSS

# .NOCROSS

Cross-reference directive

**FORMAT** 

.NOCROSS [symbol-list]

parameter

symbol-list

A list of legal symbol names separated by commas.

**DESCRIPTION** VAX MACRO produces a cross-reference listing when the /CROSS\_REFERENCE qualifier is specified in the MACRO command. The .CROSS and .NOCROSS directives control which symbols are included in the cross-reference listing. The description of .NOCROSS is included with the description of .CROSS.

.NOSHOW

# .NOSHOW

Listing directive

#### **FORMAT**

.NOSHOW [argument-list]

#### parameter

#### argument-list

One or more of the symbolic arguments listed in Table 6–8 in the description of .SHOW. Either the long form or the short form of the arguments can be used. If multiple arguments are specified, they must be separated by commas, spaces, or tabs.

**DESCRIPTION** .NOSHOW specifies listing control options. See the description of .SHOW for more information.

# .NTYPE

Operand type directive

#### **FORMAT**

.NTYPE symbol, operand

#### parameters

#### symbol

Any legal VAX MACRO symbol. This symbol is assigned a value equal to the 8- or 16-bit addressing mode of the operand argument that follows.

#### operand

Any legal address expression, as used with an opcode. If no argument is specified, 0 is assumed.

**DESCRIPTION** .NTYPE determines the addressing mode of the specified operand.

The value of the symbol is set to the specified addressing mode. In most cases, an 8-bit (1-byte) value is returned. Bits 0 through 3 specify the register associated with the mode, and bits 4 through 7 specify the addressing mode. To provide concise addressing information, the mode bits 4 through 7 are not exactly the same as the numeric value of the addressing mode described in Table 5-1. Specifically, literal mode is indicated by a 0 in bits 4 through 7, instead of the values 0 through 3. Mode 1 indicates an immediate mode operand, mode 2 indicates an absolute mode operand, and mode 3 indicates a general mode operand.

For indexed addressing mode, a 16-bit (2-byte) value is returned. The high-order byte contains the addressing mode of the base operand specifier and the low-order byte contains the addressing mode of the primary operand (the index register).

See Section 5 of this volume for more information on addressing modes.

#### **EXAMPLE**

#### Macro Definition:

; The following macro is used to push an address on the stack. It checks ; the operand type (by using .NTYPE) to determine if the operand is an ; address and, if not, the macro simply pushes the argument on the stack ; and generates a warning message.

```
.MACRO PUSHADR #ADDR
        .NTYPE A, ADDR
A = AQ - 4&^XF
        .IF IDENTICAL O, <ADDR>
        PUSHL #0
        . MEXIT
        . ENDC
```

; Assign operand type to 'A' ; Isolate addressing mode ; Is argument exactly 0? ; Stack zero ; Exit from macro

#### .NTYPE

```
ERR = 0
                                      ; ERR tells if mode is address
       ; ERR = 0 if address, 1 if not
.IIF LESS_EQUAL A-1, ERR=1 ; Is mode not literal or immediate?
       .IIF EQUAL A-5, ERR=1 ; Is mode not register?
                                     ; Is mode address?
        .IF EQUAL ERR
       PUSHAL ADDR
                                      ; Yes, stack address
        . IFF
                                      ; No
       PUSHL ADDR
                                     ; Then stack operand & warn
        WARN
              ; ADDR is not an address;
        ENDC
        . ENDM PUSHADR
                          Macro calls and expansions of the macro defined previously:
       PUSHADR (RO)
                                      ; Valid argument
       PUSHAL (RO)
                                      ; Yes, stack address
       PUSHADR (R1) [R4]
                                     ; Valid argument
```

 PUSHAL (R1)[R4]
 ; Yes, stack address

 PUSHADR 0
 ; Is zero

 PUSHL #0
 ; Stack zero

 PUSHADR #1
 ; Not an address

 PUSHL #1
 ; Then stack operand & warn

MACRO-W-GENWRN, Generated WARNING: #1 is not an address

PUSHADR RO ; Not an address

PUSHL RO ; Then stack operand & warn

%MACRO-W-GENWRN, Generated WARNING: RO is not an address

Note that to save space, this example is listed as it would appear if .SHOW BINARY, not .SHOW EXPANSIONS, were specified in the source program.

### **Assembler Directives** .OCTA

## .OCTA

Octaword storage directive

### **FORMATS**

.OCTA literal .OCTA symbol

#### parameters

### literal

Any constant value. This value can be preceded by ^O, ^B, ^X, or ^D to specify the radix as octal, binary, hexadecimal, or decimal, respectively; or it can be preceded by A to specify ASCII text. Decimal is the default radix.

### symbol

A symbol defined elsewhere in the program. This symbol results in a sign-extended, 32-bit value being stored in an octaword.

**DESCRIPTION** .OCTA generates 128 bits (16 bytes) of binary data.

### NOTE

.OCTA is like .QUAD and unlike other data storage directives (.BYTE, .WORD, and .LONG), in that it does not evaluate expressions and that it accepts only one value. It does not accept a list.

### **EXAMPLE**

^A"FEDCBA987654321" . OCTA

. OCTA

OCTA

^X01234ABCD5678F9

.OCTA VINTERVAL

; Each ASCII character

; is stored in a byte

: OCTA O

; OCTA hex value specified ; VINTERVAL has 32-bit value,

; sign-extended

.ODD

## .ODD

Odd location counter alignment directive

### **FORMAT**

.ODD

**DESCRIPTION** .ODD ensures that the current value of the location counter is odd by adding 1 if the current value is even. If the current value is already odd, no action is taken.

### .OPDEF

Opcode definition directive

#### **FORMAT**

### .OPDEF opcode value, operand-descriptor-list

#### parameters

### opcode

An ASCII string specifying the name of the opcode. The string can be up to 31 characters long and can contain the letters A through Z; the digits 0 through 9; and the special characters underline (\_), dollar sign (\$), and period (.). The string should not start with a digit and should not be surrounded by delimiters.

#### value

An expression that specifies the value of the opcode. The expression must not contain any undefined values and must be an absolute expression (see Section 3.5). The value of the expression must be in the range of 0 through decimal 65,535 (hexadecimal FFFF), but the values 252 through 255 cannot be used. The expression is represented as follows:

if 0 < expression < 251

expression is a 1-byte opcode.

if expression > 255

expression bits 7:0 are the first byte of the opcode and expression bits 15:8 are the second byte of the opcode.

Values 252 through 255 cannot be used because the architecture specifies these as the start of a 2-byte opcode.

### operand-descriptor-list

A list of operand descriptors that specifies the number of operands and the type of each. Up to 16 operand descriptors are allowed in the list. Table 6–5 lists the operand descriptors.

Table 6-5 Operand Descriptors

			Data Type						
Access Type	Byte	Word	Longword	Floating Point	Double Floating Point	G_floating Point	H_floating Point	Quadword	Octaword
Address	AB	AW	AL	AF	AD	AG	АН	ΔQ	AO
Read-only	RB	RW	RL	RF	RD	RG	RH	RQ	RO
Modify	MB	MW	ML	MF	MD	MG	MH	MQ	MO
Write-only	WB	ww	WL	WF	WD	WG	WH	WQ	WO
Field	VB	VW	VL	VF	VD	VG	VH	VQ	VO
Branch	BB	BW	-	_		-			

.OPDEF

**DESCRIPTION** .OPDEF defines an opcode, which it inserts into a user-defined opcode table. The assembler searches this table before it searches the permanent symbol table. This directive can redefine an existing opcode name or create a new one.

### NOTES

- 1 A macro can also be used to redefine an opcode (see the description of .MACRO in this section.) Note that the macro name table is searched before the user-defined opcode table.
- 2 .OPDEF is useful in creating "custom" instructions that execute userwritten microcode. This directive is supplied to allow programmers to execute their microcode in a MACRO program.
- 3 The operand descriptors are specified in a format similar to the operand specifier notation described in Section 8. The first character specifies the operand access type and the second character specifies the operand data type.

### **EXAMPLE**

OPDEF MOVL3 ^XA9FF,RL,ML,WL ; Defines an instruction MCVL3, which uses

the reserved opcode FF .OPDEF DIVF2 ^X46,RF,MF .OPDEF MOVC5 ^X2C,RW,AB,AB,RW, ; Redefines the DIVF2 and ^X2C,RW,AB,AB,RW,AB ; MOVC5 instructions

OPDEF CALL ^X10,BB ; Equivalent to a BSBB

## **Assembler Directives** .PACKED

### .PACKED

Packed decimal string storage directive

### **FORMAT**

.PACKED decimal-string[,symbol]

#### parameters

### decimal-string

A decimal number from 0 through 31 digits long with an optional sign. Digits can be in the range of 0 through 9 (see Section 8.2.14).

### symbol

An optional symbol that is assigned a value equivalent to the number of decimal digits in the string. The sign is not counted as a digit.

**DESCRIPTION** .PACKED generates packed decimal data, two digits per byte. Packed decimal data is useful in calculations requiring exact accuracy. Packed decimal data is operated on by the decimal string instructions. See Section 8.2.14 for more information on the format of packed decimal data.

### **EXAMPLE**

.PACKED -12,PACK\_SIZE

PACKED +500

. PACKED O

.PACKED -0,SUM\_SIZE

; PACK\_SIZE gets value of 2

; SUM\_SIZE gets value of 1

.PAGE

## .PAGE

Page ejection directive

### **FORMAT**

.PAGE

**DESCRIPTION** .PAGE forces a new page in the listing; the directive itself is not printed in the listing.

> VAX MACRO ignores .PAGE in a macro definition. The paging operation is performed only during macro expansion.

## .PRINT

Assembly message directive

### **FORMAT**

.PRINT [expression]; comment

#### parameters

#### expression

An expression whose value is displayed when .PRINT is encountered during assembly.

#### ;comment

A comment that is displayed when .PRINT is encountered during assembly. The comment must be preceded by a semicolon.

### **DESCRIPTION**

.PRINT causes the assembler to display an informational message. The message consists of the value of the expression and the comment specified in the .PRINT directive. The message is displayed on the terminal for interactive jobs and in the log file for batch jobs. The message produced by .PRINT is not considered an error or warning message.

### NOTES

- 1 .PRINT, .ERROR, and .WARN are called the message display directives. They can be used to display information indicating that a macro call contains an error or an illegal set of conditions.
- **2** If .PRINT is included in a macro library, the comment should end with an additional semicolon. Otherwise, the comment will be stripped from the directive and will not be displayed when the macro is called.
- **3** If the expression has a value of 0, it is not displayed with the message.

#### **EXAMPLE**

.PRINT 2 ; The sine routine has been changed

.PSECT

### .PSECT

Program sectioning directive

### **FORMAT**

.PSECT [program-section-name[,argument-list]]

#### parameters

### program-section-name

The name of the program section. This name can be up to 31 characters long and can contain any alphanumeric character and the special characters underline (\_), dollar sign (\$), and period (.). However, the first character must not be a digit.

### argument-list

A list containing the program section attributes and the program section alignment. Table 6–6 lists the attributes and their functions. Table 6–7 lists the default attributes and their opposites. Program sections are aligned when an integer in the range of 0 through 9 is specified or when one of the five keywords listed below is specified. If an integer is specified, the program section is linked to begin at the next virtual address, that is, a multiple of 2 raised to the power of the integer. If a keyword is specified, the program section is linked to begin at the next virtual address, that is, a multiple of the values listed below:

Keyword	Size (in Bytes)
BYTE	2^0 = 1
WORD	$2^1 = 2$
LONG	2^2 = 4
QUAD	2^3 = 8
PAGE	2^9 = 512

BYTE is the default.

Table 6-6 Program Section Attributes

Attribute Name	Function							
ABS	Absolute—The linker assigns the program section an absolute address. The contents of the program section can be only symbol definitions (usually definitions of symbolic offsets to data structures that are used by the routines being assembled). No data allocations can be made. An absolute program section contributes no binary code to the image, so its byte allocation request to the linker is 0. The size of the data structure being defined is the size of the absolute program section printed in the "program section synopsis" at the end of the listing. Compare this attribute with its opposite, REL.							

# Assembler Directives .PSECT

Table 6-6 (Cont.) Program Section Attributes

Attribute Name	Function								
CON	Concatenate—Program sections with the same name and attributes (including CON) are merged into one program section. Their contents are merged in the order in which the linker acquires them. The allocated virtual address space is the sum of the individual requested allocations.								
EXE	Executable—The program section contains instructions. This attribute provides the capability of separating instructions from read-only and read/write data. The linker uses this attribute in gathering program sections and in verifying that the transfer address is in an executable program section.								
GBL	Global—Program sections that have the same name and attributes, including GBL and OVR, will have the same relocatable address in memory even when the program sections are in different clusters (see the Linker section of the VAX/VMS Utilities Reference Volume for more information on clusters). This attribute is specified for FORTRAN COMMON block program sections (see the VAX FORTRAN User's Guide). Compare this attribute with its opposite, LCL.								
LCL	Local—The program section is restricted to its cluster. Compare this attribute with its opposite, GBL.								
LIB	Library Segment—Reserved for future use.								
NOEXE	Not Executable—The program section contains data only; it does not contain instructions.								
NOPIC	Non-Position-Independent Content—The program section is assigned to a fixed location in virtual memory (when it is in a shareable image).								
NORD	Nonreadable—Reserved for future use.								
NOSHR	No Share—The program section is reserved for private use at execution time by the initiating process.								
NOWRT	Nonwriteable—The contents of the program section cannot be altered (written into) at execution time.								
OVR	Overlay—Program sections with the same name and attributes including OVR, have the same relocatable base address in memory. The allocated virtual address space is the requested allocation of the largest overlaying program section. Compare this attribute with its opposite, CON.								
PIC	Position-Independent Content—The program section can be relocated; that is, it can be assigned to any memory area (whe it is in a shareable image).								
RD	Readable—Reserved for future use.								
REL	Relocatable—The linker assigns the program section a relocatable base address. The contents of the program section can be code or data. Compare this attribute with its opposite, ABS.								

Table 6-6 (Cont.) Program Section Attributes

Attribute Name	Function
SHR	Share—The program section can be shared at execution time by multiple processes. This attribute is assigned to a program section that can be linked into a shareable image.
USR	User Segment—Reserved for future use.
VEC	Vector-Containing—The program section contains a change mode vector indicating a privileged shareable image. The SHR attribute must be used with VEC.
WRT	Write—The contents of the program section can be altered (written into) at execution time.

Table 6-7 Default Program Section Attributes

Default Attribute	Opposite Attribute	
CON	OVR	
EXE	NOEXE	
LCL	GBL	
NOPIC	PIC	
NOSHR	SHR	
RD	NORD	
REL	ABS	
WRT	NOWRT	
NOVEC	VEC	

**DESCRIPTION** .PSECT defines a program section and its attributes and refers to a program section once it is defined. Program sections can be used to:

- Develop modular programs
- Separate instructions from data
- Allow different modules to access the same data
- Protect read-only data and instructions from being modified
- Identify sections of the object module to the debugger
- Control the order in which program sections are stored in virtual memory

The assembler automatically defines two program sections: the absolute program section and the unnamed (or blank) program section. Any symbol definitions that appear before any instruction, data, or .PSECT directive are placed in the absolute program section. Any instructions or data that appear before the first named program section is defined are placed in the unnamed program section. Any PSECT directive that does not include a program section name specifies the unnamed program section.

A maximum of 254 user-defined, named program sections can be defined.

When the assembler encounters a .PSECT directive that specifies a new program section name, it creates a new program section and stores the name, attributes, and alignment of the program section. The assembler includes all data and instructions that follow the .PSECT directive in that program section until it encounters another .PSECT directive. The assembler starts all program sections at a location counter of 0, which is relocatable.

If the assembler encounters a .PSECT directive that specifies the name of a previously defined program section, it stores the new data or instructions after the last entry in the previously defined program section. The location counter is set to the value of the location counter at the end of the previously defined program section. You need not list the attributes when continuing a program section but any attributes that are listed must be the same as those previously in effect for the program section. A continuation of a program section cannot contain attributes conflicting with those specified in the original .PSECT directive.

The attributes listed in the .PSECT directive only describe the contents of the program section. The assembler does not check to ensure that the contents of the program section actually include the attributes listed. However, the assembler and the linker do check that all program sections with the same name have exactly the same attributes. The assembler and linker display an error message if the program section attributes are not consistent.

Program section names are independent of local symbol, global symbol, and macro names. Thus, the same symbolic name can be used for a program section and for a local symbol, global symbol, or macro name.

#### NOTES

- 1 The .ALIGN directive cannot specify an alignment greater than that of the current program section; consequently, .PSECT should specify the largest alignment needed in the program section. For efficiency of execution, an alignment of longword or larger is recommended for all program sections that have longword data.
- **2** The attributes of the default absolute and the default unnamed program sections are listed below. Note that the program section names include the periods and enclosed spaces.

Program Section Name	Attributes and Alignment
. ABS .	NOPIC,USR,CON,ABS,LCL,NOSHR,NOEXE, NORD,NOWRT,NOVEC,BYTE
. BLANK .	NOPIC,USR,CON,REL,LCL,NOSHR,EXE, RD,WRT,NOVEC,BYTE

#### **EXAMPLE**

.PSECT CODE, NOWRT, EXE, LONG

PSECT RWDATA, WRT, NOEXE, QUAD

; Program section to contain ; executable code

; Program section to contain ; modifiable data

.QUAD

### .QUAD

Quadword storage directive

### **FORMATS**

.QUAD literal .QUAD symbol

### parameters

### literal

Any constant value. This value can be preceded by ^O, ^B, ^X, or ^D to specify the radix as octal, binary, hexadecimal, or decimal, respectively; or it can be preceded by A to specify the ASCII text operator. Decimal is the default radix.

### symbol

A symbol defined elsewhere in the program. This symbol results in a sign-extended, 32-bit value being stored in a quadword.

**DESCRIPTION** .QUAD generates 64 bits (eight bytes) of binary data.

### NOTE

.QUAD is like .OCTA and different from other data storage directives (.BYTE, .WORD, and .LONG) in that it does not evaluate expressions and that it accepts only one value. It does not accept a list.

### **EXAMPLE**

. QUAD ^A' . . ASK? . . '

. QUAD O

^X0123456789ABCDEF QUAD QUAD ^B1111000111001101

QUAD LABEL

; Each ASCII character is stored

; in a byte

; QUAD O

; QUAD hex value specified ; QUAD binary value specified

; LABEL has a 32-bit,

; zero-extended value

.REFn

### .REFn

Operand generation directives

#### **FORMATS**

.REF1 operand .REF2 operand .REF4 operand .REF8 operand .REF16 operand

### parameter

### operand

An operand of byte, word, longword, quadword, or octaword context, respectively.

**DESCRIPTION** VAX MACRO has five operand generation directives used in macros to define new opcodes:

Directive	Function
.REF1	Generates a byte operand
.REF2	Generates a word operand
.REF4	Generates a longword operand
.REF8	Generates a quadword operand
.REF16	Generates an octaword operand

The .REFn directives are provided for compatibility with VAX MACRO V1.0. The .OPDEF directive provides greater functionality and is easier to use than .REFn; consequently, .OPDEF should be used instead of .REFn.

### **EXAMPLE**

.MACRO MOVL3 A.B.C . BYTE ^XFF,^XA9 REF4 ; This operand has longword context ; This operand has longword context . REF4 В ; This operand has longword context . REF4 C . ENDM MOVL3 RO, @LAB-1, (R7) + [R10]

> This example uses .REF4 to create a new instruction, MOVL3, which uses the reserved opcode FF. See the example in .OPDEF for a preferred method to create a new instruction.

REPEAT

### REPEAT

Repeat block directive

### **FORMATS**

.REPEAT expression

range

.ENDR

#### parameters

### expression

An expression whose value controls the number of times the range is to be assembled within the program. When the expression is less than or equal to 0, the repeat block is not assembled. The expression must not contain any undefined symbols and must be an absolute expression (see Section 3.5).

### range

The source text to be repeated the number of times specified by the value of the expression. The repeat block can contain macro definitions, indefinite repeat blocks, or other repeat blocks. .MEXIT is legal within the range.

### DESCRIPTION

.REPEAT repeats a block of code a specified number of times, in line with other source code. The .ENDR directive specifies the end of the range.

#### NOTE

The alternate form of .REPEAT is .REPT.

### **EXAMPLE**

Macro definition:

.MACRO COPIES STRING, NUM

. REPEAT NUM

.ASCII /STRING/

. ENDR

BYTE 0 ENDM COPIES

# Assembler Directives .REPEAT

Macro calls and expansions of the macro defined previously:

```
COPIES <ABCDEF>,5
       .REPEAT 5
       .ASCII /ABCDEF/
       . ENDR
       .ASCII /ABCDEF/
       .ASCII /ABCDEF/
       .ASCII /ABCDEF/
.ASCII /ABCDEF/
       .ASCII /ABCDEF/
       .BYTE 0
VARB = 3
       COPIES < HOW MANY TIMES>, VARB
       .REPEAT 3
       .ASCII /HOW MANY TIMES/
       . ENDR
       .ASCII /HOW MANY TIMES/
       .ASCII /HOW MANY TIMES/
       .ASCII /HOW MANY TIMES/
       .BYTE O
```

.RESTORE\_PSECT

### .RESTORE\_PSECT

Restore previous program section context directive

#### **FORMAT**

#### .RESTORE\_PSECT

**DESCRIPTION** .RESTORE\_PSECT retrieves the program section from the top of the program section context stack, an internal stack in the assembler. If the stack is empty when .RESTORE\_PSECT is issued, the assembler displays an error message. When .RESTORE\_PSECT retrieves a program section, it restores the current location counter to the value it had when the program section was saved. The local label block is also restored if it was saved when the program section was saved. (See the description of .SAVE\_PSECT for more information.)

#### NOTE

The alternate form of .RESTORE\_PSECT is .RESTORE.

### **EXAMPLE**

.RESTORE\_PSECT and .SAVE\_PSECT are especially useful in macros that define program sections. The macro definition below saves the current program section context and defines new program sections. Then, it restores the saved program section. If the macro did not save and restore the program section context each time the macro was invoked, the program section would change.

.MACRO INITD

.SAVE\_PSECT

. PSECT SYMBOLS, ABS

HELP LEV=2 MAXNUM=100 RATE1=16 RATE2=4

.PSECT DATA, NOEXE, LONG

TABL: . BLKL 100 TEMP:

.RESTORE\_PSECT

FNDM

; Initialize symbols and data areas Save the current PSECT : Define new PSECT ; Define symbol Define symbol : Define symbol ; Define symbol ; Define another PSECT

; 100 longwords in TABL ; More storage ; Restore the PSECT

in effect when ; MACRO is invoked

# Assembler Directives .SAVE\_PSECT

### .SAVE\_PSECT

Save current program section context directive

#### **FORMAT**

.SAVE\_PSECT [LOCAL\_BLOCK]

#### parameter

### LOCAL\_BLOCK

An optional keyword that specifies that the current local label is to be saved with the program section context.

#### DESCRIPTION

.SAVE\_PSECT stores the current program section context on the top of the program section context stack, an internal assembler stack; it leaves the current program section context in effect. The program section context stack can hold 31 entries. Each entry includes the value of the current location counter and the maximum value assigned to the location counter in the current program section. If the stack is full when .SAVE\_PSECT is encountered, an error occurs.

.SAVE\_PSECT and .RESTORE\_PSECT are especially useful in macros that define program sections. See the description of .RESTORE\_PSECT for another example using .SAVE\_PSECT.

### NOTE

The alternate form of .SAVE\_PSECT is .SAVE.

### **EXAMPLE**

```
Macro definition:
        .MACRO ERR_MESSAGE, TEXT
                                         ; Set up lists of messages
                                             and pointers
        .IIF
                NOT_DEFINED
                                 MESSAGE_INDEX, MESSAGE_INDEX=0
        .SAVE_PSECT -
                LOCAL_BLOCK
                                         ; Keep local labels
        . PSECT
               MESSAGE_TEXT
                                         ; List of error messages
MESSAGE::
        . ASCIC
               /TEXT/
        . PSECT MESSAGE_POINTERS
                                          ; Addresses of error
        . ADDRESS -
                                            messages
                                          ; Store one pointer
                MESSAGE
        . RESTORE_PSECT
                                         ; Get back local labels
        PUSHL
               #MESSAGE_INDEX
        CALLS
               #1,PRINT_MESS
                                         ; Print message
MESSAGE_INDEX=MESSAGE_INDEX+1
               ERR_MESSAGE
        . ENDM
Macro call:
RESETS: CLRL
                R4
        BLBC
                RO,30$
                        <STRING TOO SHORT> ; Add "STRING TOO SHORT"
        ERR_MESSAGE
                                               to list of error
30$:
        RSB
                                               messages
```

# **Assembler Directives**.SAVE\_PSECT

The use of .SAVE\_PSECT LOCAL\_BLOCK here means that the local label 30\$ is defined in the same local label block as the reference to 30\$. If a local label is not defined in the block in which it is referenced, the assembler produces the following error message:

%MACRO-E-UNDEFSYM, Undefined Symbol

.SHOW and .NOSHOW

## .SHOW .NOSHOW

Listing directives

#### **FORMATS**

.SHOW [argument-list] .NOSHOW [argument-list]

#### parameter

### argument-list

One or more of the optional symbolic arguments defined in Table 6-8. Either the long form or the short form of the arguments can be used. Each argument can be used alone or in combination with other arguments. If multiple arguments are specified, they must be separated by commas, tabs, or spaces. If any argument is not specifically included in a listing control statement, its default value (show or noshow) is assumed throughout the source program.

Table 6-8 .SHOW and .NOSHOW Symbolic Arguments

Long Form	Short Form	Default	Function
BINARY	MEB	Noshow	Lists macro and repeat block expansions that generate binary code. BINARY is a subset of EXPANSIONS.
CALLS	MC	Show	Lists macro calls and repeat block specifiers.
CONDITIONALS	CND	Show	Lists unsatisfied conditional code associated with the conditional assembly directives.
DEFINITIONS	MD	Show	Lists macro and repeat range definitions that appear in an input source file.
EXPANSIONS	ME	Noshow	Lists macro and repeat range expansions.

**DESCRIPTION** .SHOW and .NOSHOW specify listing control options in the source text of a program. .SHOW and .NOSHOW can be used with or without an argument

> When used with an argument list, .SHOW causes certain types of lines to be included in the listing file and .NOSHOW causes certain types of lines to be excluded. .SHOW and .NOSHOW control the listing of the source lines that are in conditional assembly blocks (see the description of .IF), macros, and repeat blocks.

.SHOW and .NOSHOW

When used without arguments, these directives alter the listing level count. The listing level count is initialized to 0. Each time .SHOW appears in a program, the listing level count is incremented; each time .NOSHOW appears in a program, the listing level count is decremented.

When the listing level count is negative, the listing is suppressed (unless the line contains an error). Conversely, when the listing level count is positive, the listing is generated. When the count is 0, the line is either listed or suppressed, depending on the value of the listing control symbolic arguments.

### NOTES

- 1 The listing level count allows macros to be listed selectively; a macro definition can specify .NOSHOW at the beginning to decrement the listing count and can specify .SHOW at the end to restore the listing count to its original value.
- 2 The alternate forms of .SHOW and .NOSHOW are .LIST and .NLIST.

### **EXAMPLE**

. MACRO XX

.

. SHOW

; List next line

X = .

NOSHOW ; Do not list remainder ; of macro expansion

.

. ENDM

. NOSHOW EXPANSIONS

; Do not list macro ; expansions

XX

X=.

### **Assembler Directives** .SIGNED\_BYTE

### .SIGNED\_BYTE

Signed byte data directive

### **FORMAT**

### .SIGNED\_BYTE expression-list

#### parameters

### expression-list

An expression or list of expressions separated by commas. Each expression optionally can be followed by a repetition factor delimited by square brackets.

An expression followed by a repetition factor has the format:

expression1[expression2]

### expression1

An expression that specifies the value to be stored. The value must be in the range -128 through +127.

### [expression2]

An expression that specifies the number of times the value will be repeated. The expression must not contain any undefined symbols and must be an absolute expression (see Section 3.5). The square brackets are required.

### DESCRIPTION

.SIGNED\_BYTE is equivalent to .BYTE, except that VAX MACRO indicates that the data is signed in the object module. The linker uses this information to test for overflow conditions.

#### NOTE

Specifying .SIGNED\_BYTE allows the linker to detect overflow conditions when the value of the expression is in the range of 128 through 255. Values in this range can be stored as unsigned data, but cannot be stored as signed data in a byte.

### **EXAMPLE**

SIGNED\_BYTE LABEL1-LABEL2 Data must fit in byte

SIGNED\_BYTE

ALPHA[20]

.SIGNED\_WORD

## .SIGNED\_WORD

Signed word storage directive

### **FORMAT**

### .SIGNED\_WORD expression-list

### parameters

### expression-list

An expression or list of expressions separated by commas. Each expression optionally can be followed by a repetition factor delimited by square brackets.

An expression followed by a repetition factor has the format:

expression1[expression2]

### expression1

An expression that specifies the value to be stored. The value must be in the range -32,768 through +32,767.

### [expression2]

An expression that specifies the number of times the value will be repeated. The expression must not contain any undefined symbols and must be an absolute expression (see Section 3.5). The square brackets are required.

### DESCRIPTION

.SIGNED\_WORD is equivalent to .WORD except that the assembler indicates that the data is signed in the object module. The linker uses this information to test for overflow conditions. .SIGNED\_WORD is useful after the case instruction to ensure that the displacement fits in a word.

#### NOTE

Specifying .SIGNED\_WORD allows the linker to detect overflow conditions when the value of the expression is in the range of 32,768 through 65,535. Values in this range can be stored as unsigned data but cannot be stored as signed data in a word.

### **EXAMPLE**

```
.MACRO CASE, SRC, DISPLIST, TYPE=W, LIMIT=#0, NMODE=S^#, ?BASE, ?MAX
                                        ; MACRO to use CASE instruction,
                                            SRC is selector, DISPLIST
                                            is list of displacements, TYPE
                                            is B (byte) W (word) L (long),
                                           LIMIT is base value of selector
        CASE 'TYPE
                        SRC.LIMIT.NMODE' << MAX-BASE>/2>-1
                                        ; Case instruction
BASE:
                                        ; Local label specifying base
        .IRP EP, <DISPLIST>
                                          to set up offset list
         SIGNED_WORD EP-BASE
                                        ; Offset list
        . ENDR
MAX:
                                        ; Local label used to count
        . ENDM CASE
                                        ; args
                IVAR <ERR_PROC,SORT,REV_SORT>
        CASE
                                                        : If IVAR=O. error
        CASEW
               IVAR,#0,S^#<<30001$-30000$>/2>-1
```

# Assembler Directives .SIGNED\_WORD

```
30000$:
                                        ; Local label specifying base
        .SIGNED_WORD
                        ERR_PROC-30000$; Offset list
        .SIGNED_WORD
                        SORT-30000$
                                        ; Offset list
        .SIGNED_WORD
                        REV_SORT-30000$; Offset list
30001$:
                                        ; Local label used to count args
                                        ; =1, forward sort; =2, backward
        CASE
                TEST
                        <TEST1, TEST2, TEST3>, L, #1
        CASEL
               TEST, #1, S^#<<30003$-30002$>/2>-1
30002$:
                                        ; Local label specifying base
        .SIGNED_WORD
                        TEST1-30002$
                                        ; Offset list
        .SIGNED_WORD
                        TEST2-30002$
                                        ; Offset list
        .SIGNED_WORD
                        TEST3-30002$
                                        ; Offset list
30003$:
                                        ; Local label used to count args
                                        ; Value of TEST can be 1, 2, or 3
```

In this example, the CASE macro uses .SIGNED\_WORD to create a CASEB, CASEW, or CASEL instruction.

.SUBTITLE

### .SUBTITLE

Subtitle directive

### **FORMAT**

.SUBTITLE comment-string

#### parameter

comment-string

An ASCII string from 1 to 40 characters long; excess characters are truncated.

**DESCRIPTION** .SUBTITLE causes the assembler to print the line of text, represented by the comment-string, in the table of contents (which the assembler produces immediately before the assembly listing). The assembler also prints the line of text as the subtitle on the second line of each assembly listing page. This subtitle text is printed on each page until altered by a subsequent .SUBTITLE directive in the program.

#### NOTE

The alternate form of .SUBTITLE is .SBTTL.

#### **EXAMPLES**

.SUBTITLE CONDITIONAL ASSEMBLY

This directive causes the assembler to print the following text as the subtitle of the assembly listing:

CONDITIONAL ASSEMBLY

It also causes the text to be printed out in the listing's table of contents, along with the source page number and the line sequence number of the source statement where .SUBTITLE was specified. The table of contents would have the following format:

#### TABLE OF CONTENTS

- 5000 ASSEMBLER DIRECTIVES (1)
- (2)300 MACRO DEFINITIONS
- (2)2300 DATA TABLES AND INITIALIZATION
- **4800 MAIN ROUTINES** (3)
- 2800 CALCULATIONS (4)
- (4) 5000 I/O ROUTINES
- 1300 CONDITIONAL ASSEMBLY

### .TITLE

Title directive

### **FORMAT**

.TITLE module-name comment-string

#### parameters

#### module-name

An identifier from 1 to 31 characters long.

### comment-string

An ASCII string from 1 to 40 characters long; excess characters are truncated.

### DESCRIPTION

.TITLE assigns a name to the object module. This name is the first 31 or fewer nonblank characters following the directive.

#### NOTES

- 1 The module name specified with .TITLE bears no relationship to the file specification of the object module, as specified in the VAX MACRO command line. Rather, the object module name appears in the linker load map, and is also the module name that the debugger and librarian recognize.
- **2** If .TITLE is not specified, VAX MACRO assigns the default name .MAIN. to the object module. If more than one .TITLE directive is specified in the source program, the last .TITLE directive encountered establishes the name for the entire object module.
- **3** When evaluating the module name, VAX MACRO ignores all spaces and/or tabs up to the first nonspace/nontab character after .TITLE.

#### **EXAMPLE**

.TITLE EVAL Evaluates Expressions

.TRANSFER

### .TRANSFER

Transfer directive

### **FORMAT**

.TRANSFER symbol

#### parameter

symbol

A global symbol that is an entry point in a procedure or routine.

### **DESCRIPTION**

.TRANSFER redefines a global symbol for use in a shareable image. The linker redefines the symbol as the value of the location counter at the .TRANSFER directive after a shareable image is linked.

Whenever possible, programs should not need to be relinked when the shareable images to which they are linked change. This can only be achieved if the following two conditions are met:

- The total size of the shareable image does not change.
- The entry points in the shareable image do not change their addresses when the shareable code is changed and the image is relinked.


To avoid changing the size of the shareable image, reserve extra space when first creating the image. To ensure that the entry points do not change, create an object module that contains a transfer vector for each entry point and does not change the order of the transfer vectors. If this object module is linked at the beginning of the shareable image, the addresses will remain fixed even if source code for a routine is changed. After each .TRANSFER directive, a register save mask (for procedures only) and a branch to the first instruction of the routine should appear.

The .TRANSFER directive does not cause any memory to be allocated and does not generate any binary code. It merely generates instructions to the linker to redefine the symbol when a shareable image is being created.

.TRANSFER can be used with procedures entered by the CALLS or CALLG instruction. In this case, .TRANSFER is used with the .ENTRY and .MASK directives. The branch to the actual routine must be a branch to the entry point plus 2. Adding 2 to the address is necessary to bypass the 2-byte register save mask.

Figure 6–1 illustrates the use of transfer vectors.

Figure 6-1 Using Transfer Vectors



### **EXAMPLE**

```
TRANSFER ROUTINE_A

MASK ROUTINE_A,^M<R4,R5> ; Copy entry mask

and add registers

R4 and R5

BRW ROUTINE_A+2 ; Branch to routine

(past entry mask)

.
.
.
.ENTRY ROUTINE_A,^M<R2,R3> ; ENTRY point, save

registers R2 and R3

.
.
.
```

In this example, .MASK copies the entry mask of a routine to the new entry address specified by .TRANSFER. If the routine is placed in a shareable image and then called, registers R2, R3, R4, and R5 will be saved.

.WARN

## .WARN

Warning directive

### **FORMAT**

.WARN [expression]; comment

#### parameters

### expression

An expression whose value is displayed when .WARN is encountered during assembly.

### ;comment

A comment that is displayed when .WARN is encountered during assembly. The comment must be preceded by a semicolon.

### **DESCRIPTION**

.WARN causes the assembler to display a warning message on the terminal or in the batch log file, and in the listing file (if there is one).

### NOTES

- 1 .WARN, .ERROR, and .PRINT are called the message display directives. They can be used to display information indicating that a macro call contains an error or an illegal set of conditions
- **2** When the assembly is finished, the assembler displays, on the terminal or in the batch log file, the total number of errors, warnings, and information messages, and the page numbers and line numbers of the lines causing the errors or warnings.
- **3** If .WARN is included in a macro library, the comment should end with an additional semicolon. Otherwise, the comment will be stripped from the directive and will not be displayed when the macro is called.
- **4** The line containing the .WARN directive is not included in the listing file.
- **5** If the expression has a value of 0, it is not displayed in the warning message.

### **EXAMPLE**

.IF DEFINED

FULL

. IF DEFINED

DOUBLE PREC

. WARN

; This combination not tested

. ENDC

ENDC

If the symbols FULL and DOUBLE\_PREC are both defined, the following warning message is displayed:

%MACRO-W-GENWRN, Generated WARNING: This combination not tested

# Assembler Directives .WEAK

### .WEAK

Weak symbol attribute directive

### **FORMAT**

.WEAK symbol-list

#### parameter

symbol-list

A list of legal symbols separated by commas.

### DESCRIPTION

.WEAK specifies symbols that are either defined externally in another module or defined globally in the current module. .WEAK suppresses any object library search for the symbol.

When .WEAK specifies a symbol that is not defined in the current module, the symbol is externally defined. If the linker finds the symbol's definition in another module, it uses that definition. If the linker does not find an external definition, the symbol has a value of 0 and the linker does not report an error. The linker does not search a library for the symbol, but if a module brought in from a library for another reason contains the symbol definition, the linker uses it.

When .WEAK specifies a symbol that is defined in the current module, the symbol is considered to be globally defined. However, if this module is inserted in an object library, this symbol is not inserted in the library's symbol table. Consequently, searching the library at link time to resolve this symbol does not cause the module to be included.

### **EXAMPLE**

.WEAK IOCAR, LAB\_3

.WORD

### .WORD

Word storage directive

### FORMAT

.WORD expression-list

### parameters

### expression-list

One or more expressions separated by commas. Each expression optionally can be followed by a repetition factor delimited by square brackets.

An expression followed by a repetition factor has the format:

expression1[expression2]

### expression1

An expression that specifies the value to be stored.

### [expression2]

An expression that specifies the number of times the value will be repeated. The expression must not contain any undefined symbols and must be an absolute expression (see Section 3.5). The square brackets are required.

**DESCRIPTION** .WORD generates successive words (two bytes) of data in the object module.

### NOTES

- 1 The expression is first evaluated as a longword, then truncated to a word. The value of the expression should be in the range of -32,768 through +32,767 for signed data or 0 through 65,535 for unsigned data. The assembler displays an error if the high-order two bytes of the longword expression have a value other than 0 or ^XFFFF.
- **2** The .SIGNED\_WORD directive is the same as .WORD except that the assembler displays a diagnostic message if a value is in the range from 32,768 to 65,535.

### **EXAMPLE**

^X3F,FIVE[3],32 . WORD

# **VAX Data Types and Instruction Set**

Part II describes the VAX data types, addressing mode formats, instruction formats, and the instructions themselves.



# 7 Terminology and Conventions

The following sections describe terminology and conventions used in Part II of this volume.

### 7.1 Numbering

All numbers, unless otherwise indicated, are decimal. Where there is ambiguity, numbers other than decimal are indicated with the base in English following the number in parentheses. For example:

FF (hex)

### 7.2 UNPREDICTABLE and UNDEFINED

Results specified as UNPREDICTABLE may vary from moment to moment, implementation to implementation, and instruction to instruction within implementations. Software can never depend on results specified as UNPREDICTABLE. Operations specified as UNDEFINED may vary from moment to moment, implementation to implementation, and instruction to instruction within implementations. The operation may vary in effect from nothing to stopping system operation. UNDEFINED operations must not cause the processor to hang—that is, to reach an unhalted state from which there is no transition to a normal state in which the machine executes instructions. Note the distinction between result and operation. Nonprivileged software cannot invoke UNDEFINED operations.

### 7.3 Ranges and Extents

Ranges are specified in English and are inclusive (for example, a range of integers 0 through 4 includes the integers 0, 1, 2, 3, and 4). Extents are specified by a pair of numbers separated by a colon and are inclusive (that is, bits 7:3 specifies an extent of bits including bits 7, 6, 5, 4, and 3).

### 7.4 MBZ

Fields specified as MBZ (Must Be Zero) must never be filled by software with a nonzero value. If the processor encounters a nonzero value in a field specified as MBZ, a reserved operand fault or abort occurs if that field is accessible to nonprivileged software. MBZ fields that are accessible only to privileged software (kernel mode) may not be checked for nonzero value by some or all VAX implementations. Nonzero values in MBZ fields accessible only to privileged software may produce UNDEFINED operation.

### **VAX MACRO and Instruction Set**

**Terminology and Conventions** 

### 7.5 Reserved

Unassigned values of fields are reserved for future use. In many cases, some values are indicated as reserved to CSS and customers. Only these values should be used for nonstandard applications. The values indicated as reserved to DIGITAL, and all MBZ (Must Be Zero) fields, are to be used only to extend the standard architecture in the future.

### 7.6 Figure Drawing Conventions

Figures which depict registers or memory follow the convention that increasing addresses run right to left and top to bottom.

# **8** Basic Architecture

### 8.1 Addressing

The basic addressable unit in VAX MACRO is the 8-bit byte. Virtual addresses are 32 bits long: hence the virtual address space is 2\*\*32 (approximately 4.3 billion) bytes. Virtual addresses as seen by the program are translated into physical memory addresses by the memory management mechanism.

### 8.2 Data Types

The following sections describe the VAX data types.

### 8.2.1 Byte

A byte is eight contiguous bits starting on an addressable byte boundary. The bits are numbered from the right 0 through 7.

7						0														
+	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	+				
١																İ		:	A	

A byte is specified by its address A. When interpreted arithmetically, a byte is a two's complement integer with bits of increasing significance ranging from bit 0 through bit 6, with bit 7 the sign bit. The value of the integer is in the range –128 through +127. For the purposes of addition, subtraction, and comparison, VAX instructions also provide direct support for the interpretation of a byte as an unsigned integer with bits of increasing significance ranging from bit 0 through bit 7. The value of the unsigned integer is in the range 0 through 255.

### 8.2.2 Word

A word is two contiguous bytes starting on an arbitrary byte boundary. The 16 bits are numbered from the right 0 through 15.



A word is specified by its address A, the address of the byte containing bit 0. When interpreted arithmetically, a word is a two's complement integer with bits of increasing significance ranging from bit 0 through bit 14, with bit 15 the sign bit. The value of the integer is in the range –32,768 through +32,767. For the purposes of addition, subtraction and comparison, VAX instructions

### **VAX MACRO and Instruction Set**

#### **Basic Architecture**

also provide direct support for the interpretation of a word as an unsigned integer with bits of increasing significance ranging from bit 0 through bit 15. The value of the unsigned integer is in the range 0 through 65,535.

### 8.2.3 Longword

A longword is four contiguous bytes starting on an arbitrary byte boundary. The 32 bits are numbered from the right 0 through 31.



A longword is specified by its address A, the address of the byte containing bit 0. When interpreted arithmetically, a longword is a two's complement integer with bits of increasing significance ranging from bit 0 through bit 30, with bit 31 the sign bit. The value of the integer is in the range -2,147,483,648 through +2,147,483,647. For the purposes of addition, subtraction, and comparison, VAX instructions also provide direct support for the interpretation of a longword as an unsigned integer with bits of increasing significance ranging from bit 0 through bit 31. The value of the unsigned integer is in the range 0 through 4,294,967,295.

### 8.2.4 Quadword

A quadword is eight contiguous bytes starting on an arbitrary byte boundary. The 64 bits are numbered from the right 0 through 63.



A quadword is specified by its address A, the address of the byte containing bit 0. When interpreted arithmetically, a quadword is a two's complement integer with bits of increasing significance ranging from bit 0 through bit 62, with bit 63 the sign bit. The value of the integer is in the range -2\*\*63 to +2\*\*63-1. The quadword data type is not fully supported by VAX instructions.

**Basic Architecture** 

## 8.2.5 Octaword

An octaword is 16 contiguous bytes starting on an arbitrary byte boundary. The 128 bits are numbered from the right 0 through 127.



An octaword is specified by its address A, the address of the byte containing bit 0. When interpreted arithmetically, an octaword is a two's complement integer with bits of increasing significance ranging from bit 0 through bit 126, with bit 127 the sign bit. The value of the integer is in the range –2\*\*127 to +2\*\*127–1. The octaword data type is not fully supported by VAX instructions.

# 8.2.6 F\_floating

An F\_floating datum is four contiguous bytes starting on an arbitrary byte boundary. The 32 bits are labelled from the right 0 through 31.

1 1 5 4		7 6	0	
+-+		+	+	
ISI	exp	fra	action	: A
+-+			+	
1	fr	action	1	:A+2
<b>+</b>				

An F\_floating datum is specified by its address A, the address of the byte containing bit 0. The form of an F\_floating datum is sign magnitude with bit 15 as the sign bit, bits 14:7 as an excess 128 binary exponent, and bits 6:0 and 31:16 as a normalized 24-bit fraction with the redundant most-significant fraction bit not represented. Within the fraction, bits of increasing significance range from bits 16 through 31 and 0 through 6. The 8-bit exponent field encodes the values 0 through 255. An exponent value of 0, together with a sign bit of 0, is taken to indicate that the F\_floating datum has a value of 0. Exponent values of 1 through 255 indicate true binary exponents of -127 through +127. An exponent value of 0, together with a sign bit of 1, is taken as reserved. Floating-point instructions processing a reserved operand take a reserved operand fault (see the VAX-11 Architecture Reference Manual). The value of an F\_floating datum is in the approximate range .29\*10\*\*-38 through 1.7\*10\*\*38. The precision of an F\_floating datum is approximately one part in 2\*\*23; that is, typically seven decimal digits.

**Basic Architecture** 

# 8.2.7 D\_floating

A D\_floating datum is eight contiguous bytes starting on an arbitrary byte boundary. The bits are labelled from the right 0 through 63.

1 1			
5 4	7 6	0	
+-+		+	
S	exp   :	fraction	: A
+-+		+	
	fraction		:A+2
+		+	
1	fraction	1	:A+4
+		+	
1	fraction	1	:A+6
+		+	

A D\_floating datum is specified by its address A, the address of the byte containing bit 0. The form of a D\_floating datum is identical to an F\_floating datum except for an additional 32 low-significance fraction bits. Within the fraction, bits of increasing significance range from bits 48 through 63, 32 through 47, 16 through 31, and 0 through 6. The exponent conventions and the approximate range of values are the same for D\_floating as they are for F\_floating. The precision of a D\_floating datum is approximately one part in 2\*\*55, typically, 16 decimal digits.

# 8.2.8 G\_floating

A G\_floating datum is 8 contiguous bytes starting on an arbitrary byte boundary. The bits are labelled from the right 0 through 63.

1 1 5 4		4 3 0	
S  exp		fract	: A
	fraction	į	:A+2
İ	fraction	Ĭ	:A+4
	fraction	İ	:A+6

A G\_floating datum is specified by its address A, the address of the byte containing bit 0. The form of a G\_floating datum is sign magnitude, with bit 15 as the sign bit, bits 14:4 as an excess 1024 binary exponent, and bits 3:0 and 63:16 as a normalized 53-bit fraction with the redundant mostsignificant fraction bit not represented. Within the fraction, bits of increasing significance range from bits 48 through 63, 32 through 47, 16 through 31, and 0 through 3. The 11-bit exponent field encodes the values 0 through 2047. An exponent value of 0, together with a sign bit of 0, is taken to indicate that the G\_floating datum has a value of 0. Exponent values of 1 through 2047 indicate true binary exponents of -1023 through +1023. An exponent value of 0, together with a sign bit of 1, is taken as reserved. Floating-point instructions processing a reserved operand take a reserved operand fault (see the VAX-11 Architecture Reference Manual). The value of a G\_floating datum is in the approximate range .56\*10\*\*-308 through .9\*10\*\*308. The precision of a G\_floating datum is approximately one part in 2\*\*52; that is, typically 15 decimal digits.

**Basic Architecture** 

## 8.2.9 H\_floating

An H\_floating datum is 16 contiguous bytes starting on an arbitrary byte boundary. The 128 bits are labelled from the right 0 through 127.

1 1 5 4		0
isi	exponent	A:
i	fraction	:A+2
İ	fraction	:A+4
i	fraction	: A+6
i	fraction	8+A:
i	fraction	:A+10
i i	fraction	:A+12
i	fraction	: A+14
		,


An H\_floating datum is specified by its address A, the address of the byte containing bit 0. The form of an H\_floating datum is sign magnitude with bit 15 as the sign bit, bits 14:0 as an excess 16,384 binary exponent, and bits 127:16 as a normalized 113-bit fraction with the redundant most-significant fraction bit not represented. Within the fraction, bits of increasing significance range from bits 112 through 127, 96 through 111, 80 through 95, 64 through 79, 48 through 63, 32 through 47, and 16 through 31. The 15-bit exponent field encodes the values 0 through 32,767. An exponent value of 0, together with a sign bit of 0, is taken to indicate that the H\_floating datum has a value of 0. Exponent values of 1 through 32,767 indicate true binary exponents of -16,383 through +16,383. An exponent value of 0, together with a sign bit of 1, is taken as reserved. Floating-point instructions processing a reserved operand take a reserved operand fault (see the VAX-11 Architecture Reference Manual). The value of an H\_floating datum is in the approximate range .84\*10\*\*-4932 through .59\*10\*\*4932. The precision of an H\_floating datum is approximately one part in 2\*\*112, typically, 33 decimal digits.

# 8.2.10 Variable-Length Bit Field

A variable-length bit field is 0 to 32 contiguous bits located arbitrarily with respect to byte boundaries. A variable-length bit field is specified by three attributes:

- Address A of a byte
- Bit position P, which is the starting location of the field with respect to bit 0 of the byte at A
- Size S of the field

The specification of a bit field is indicated by the following figure, where the field is the shaded area.



#### **Basic Architecture**

For bit strings in memory, the position is in the range -2\*\*31 through 2\*\*31-1 and is conveniently viewed as a signed 29-bit byte offset and a 3-bit bit-within-byte field.



The sign-extended 29-bit byte offset is added to the address A; the resulting address specifies the byte in which the field begins. The 3-bit bit-within-byte field encodes the starting position (0 through 7) of the field within that byte. The VAX field instructions provide direct support for the interpretation of a field as a signed or unsigned integer. When interpreted as a signed integer, it is two's complement with bits of increasing significance ranging from bits 0 through S-2; bit S-1 is the sign bit. When interpreted as an unsigned integer, bits of increasing significance range from bits 0 to S-1. A field of size 0 has a value identically equal to 0.

A variable-length bit field may be contained in one to five bytes. From a memory management point of view, only the minimum number of aligned longwords necessary to contain the field may be actually referenced.


For bit fields in registers, the position is in the range 0 through 31. The position operand specifies the starting position (0 through 31) of the field in the register. A variable-length bit field may be contained in two registers if the sum of position and size exceeds 32.



For further details on the specification of variable-length bit fields see the descriptions of the variable-length bit field instructions in Section 9.5 and in the *VAX-11 Architecture Reference Manual*.

# 8.2.11 Character String

A character string is a contiguous sequence of bytes in memory. A character string is specified by two attributes: the address A of the first byte of the string, and the length L of the string in bytes. Thus, the format of a character string is represented as follows.



#### **Basic Architecture**

The address of a string specifies the first character of a string. Thus "XYZ" is represented as follows.

+		-+	
1	"X"	-	: A
+		-+	
1	"Y"		:A+1
+		-+	
1	"Z"	1	:A+2

The length L of a string is in the range 0 through 65,535.

# 8.2.12 Trailing Numeric String

A trailing numeric string is a contiguous sequence of bytes in memory. The string is specified by two attributes: the address A of the first byte (most-significant digit) of the string, and the length L of the string in bytes.

All bytes of a trailing numeric string, except the least-significant digit byte, must contain an ASCII decimal digit character (0 through 9). The representation for the high-order digits is as follows.

			ASCII	
Digit	Decimal	Hex	Character	
0	48	30	0	
1	49	31	1	
2	50	32	2	
3	51	33	3	
4	52	34	4	
5	53	35	5	
6	54	36	6	
7	55	37	7	
8	56	38	8	
9	57	39	9	

The highest-addressed byte of a trailing numeric string represents an encoding of both the least-significant digit and the sign of the numeric string. The VAX numeric string instructions support any encoding; however there are three preferred encodings used by DIGITAL software. These are:

- Unsigned numeric encoding, in which there is no sign and the leastsignificant digit contains an ASCII decimal digit character
- Zoned numeric encoding
- Overpunched numeric encoding

Because the overpunch format has been used by compilers of many manufacturers over many years, and because various card encodings are used, several variations in overpunch format have evolved. Typically, these alternate forms are accepted on input; the normal form is generated as the output for all operations. The valid representations of the digit and sign in each of the latter two formats is indicated in Table 8–1.

**Basic Architecture** 

Table 8-1 Representation of Least-Significant Digit and Sign

	Zoned Nur	meric Format			Overpun	ch Format	
			ASCII			ASCI	l char
Digit	Decimal	Hex	char	Decimal	Hex	norm	alt.
0	48	30	0	123	7B	{	0[?
1	49	31	1	65	41	Α	1
2	50	32	2	66	42	В	2
3	51	33	3	67	43	С	3
4	52	34	4	68	44	D	4
5	53	35	5	69	45	E	5
6	54	36	6	70	46	F	6
7	55	37	7	71	47	G	7
8	56	38	8	72	48	Н	8
9	57	39	9	73	49	1	9
-O	112	70	р	125	7D	}	]:!
-1	113	71	q	74	4A	J	
-2	114	72	r	75	4B	K	
-3	115	73	S	76	4C	L	
-4	116	74	t	77	4D	M	
-5	117	75	u	78	4E	N	
-6	118	76	V	79	4F	0	
-7	119	77	W	80	50	P	
-8	120	78	x	81	51	Q	
-9	121	79	У	82	52	R	

The length L of a trailing numeric string must be in the range 0 through 31 (0 through 31 digits). The value of a zero-length string is identically 0.

The address A of the string specifies the byte of the string containing the most-significant digit. Digits of decreasing significance are assigned to increasing addresses. Thus "123" is represented as follows.

Zoned Format or Unsigned								0ve	rpu	nch F	orma	at		
	7		4 3		0			7		4 3		0		
	+		+		+			+		+		+		
		3	1	1		:	A	- 1	3		1	1	:	Α
	+		+		+			+		+		+		
		3	1	2		:	A+1	1	3		2	1	:	A+1
	+		+		+			+		+		+		
	+	3		3	-1	:	A+2	- 1	4	- 1	3	- 1	:	A+2
	+		+		+			+		+				

**Basic Architecture** 

The trailing numeric string with a value of "-123" is represented as follows.

Zo	ned	Form	nat			Overpunch Format							
7		4 3		0			7		4 3		0		
+		+		+			+		-+		+		
1	3	- 1	1	- 1	:	A	1	3	1	1	-	:	Α
+		+		+			+		-+		-+		
	3		2	- 1	:	A+1	- 1	3	1	2	1	:	A+1
+		+		+			+		-+		-+		
1	7		3	-	:	A+2	1	4	1	C	-	:	A+2
							4				- 4		

# 8.2.13 Leading Separate Numeric String

A leading separate numeric string is a contiguous sequence of bytes in memory. A leading separate numeric string is specified by two attributes: the address A of the first byte (containing the sign character), and a length L, which is the length of the string in digits and not the length of the string in bytes. The number of bytes in a leading separate numeric string is L+1.

The sign of a separate leading numeric string is stored in a separate byte. Valid sign bytes are indicated in the following table.

Sign	Decimal	Hex	ASCII character
+	43	2B	+
+	32	20	{blank}
_	45	2D	_

The preferred representation for "+" is ASCII "+" . All subsequent bytes contain an ASCII digit character, as indicated in the following table.

Digit	Decimal	Hex	ASCII character
0	48	30	0
1	49	31	1
2	50	32	2
3	51	33	3
4	52	34	4
5	53	35	5
6	54	36	6
7	55	37	7
8	56	38	8
9	57	39	9

The length L of a leading separate numeric string must be in the range 0 through 31 (0 through 31 digits). The value of a zero-length string is identically 0.

#### **Basic Architecture**

The address A of the string specifies the byte of the string containing the sign. Digits of decreasing significance are assigned to bytes of increasing addresses. Thus "+123" is represented as follows.

-		4 3				
1	2		В	1	:	A
1	3		1	İ	:	A+1
i	3		2	i	:	A+2
1	3		3	1	:	A+3

The leading separate numeric string with a value of "-123" is represented as follows.

		4 3		-		
1	2	+	D	- 1	:	A
1	3	ļ	1	1	:	A+1
İ	3	    +	2	į	:	A+2
İ	3	1	3	İ	:	A+3
		+				

# 8.2.14 Packed Decimal String

A packed decimal string is a contiguous sequence of bytes in memory. A packed decimal string is specified by two attributes: the address A of the first byte of the string and a length L, which is the number of digits in the string and *not* the length of the string in bytes. The bytes of a packed decimal string are divided into two 4-bit fields (nibbles). Each nibble except the low nibble (bits 3:0) of the last (highest-addressed) byte must contain a decimal digit. The low nibble of the highest-addressed byte must contain a sign. The representation for the digits and sign is indicated as follows.

Digit or Sign	Decimal	Hex
0	0	0
1	1	1
2	2	2
3	3	3
4	4	4
5	5	5
6	6	6
7	7	7
8	8	8
9	9	9
+	10,12,14 or 15	A,C,E, or F
	11 or 13	B, or D

The preferred sign representation is 12 for "+" and 13 for "-". The length L is the number of digits in the packed decimal string (not counting the sign); L must be in the range 0 through 31. When the number of digits is odd, the

#### **Basic Architecture**

digits and the sign fit into a string of bytes whose length is defined by the following equation: L/2 (integer part only) + 1. When the number of digits is even, it is required that an extra "0" digit appear in the high nibble (bits 7:4) of the first byte of the string. Again, the length in bytes of the string is L/2+1.

The address A of the string specifies the byte of the string containing the most-significant digit in its high nibble. Digits of decreasing significance are assigned to increasing byte addresses and from high nibble to low nibble within a byte. Thus "+123" has a length of 3 and is represented as follows.

7		4 3		0				
+-		-+-		+				
-	1	- 1	2	- 1	:	Α		
+-		+-		+				
1	3	- 1	12	- 1	:	Α	+	1
+-		-+-		+				

The packed decimal number "-12" has a length of 2 and is represented as follows.

7		4 3		0				
+		+		-+				
1	0	1	1	-1	:	Α		
+		+		-+				
1	2	- 1	13	1	:	Α	+	1
+		+		-+				

## 8.3 Processor Status Word

The processor status word (PSW) contains:

- The condition codes, which give information on the results produced by previous instructions
- The exception enables, which control the processor action on certain exception conditions (see the VAX-11 Architecture Reference Manual)

The format of the PSW is:

The condition codes are UNPREDICTABLE when they are affected by UNPREDICTABLE results. The VAX procedure call instructions conditionally set the IV and DV enables, clear the FU enable, and leave the T enable unchanged at procedure entry.

## 8.3.1 C bit

The C (carry) condition code bit, when set, indicates that the last instruction that affected C had a carry out of the most-significant bit of the result, or a borrow into the most-significant bit. When C is clear, no carry or borrow occurred.

#### **Basic Architecture**

## 8.3.2 V bit

The V (overflow) condition code bit, when set, indicates that the last instruction that affected V produced a result whose magnitude was too large to be properly represented in the operand that received the result, or that there was a conversion error. When V is clear, no overflow or conversion error occurred.

## 8.3.3 Z bit

The Z (zero) condition code, when set, indicates that the last instruction that affected Z produced a result that was 0. When Z is clear, the result was nonzero.

## 8.3.4 N bit

The N (negative) condition code bit, when set, indicates that the last instruction that affected N produced a negative result. When N is clear, the result was positive (or zero).

## 8.3.5 T bit

The T (trace) bit, when set at the beginning of an instruction, causes the TP bit in the Processor Status Longword to be set. When TP is set at the end of an instruction, a trace fault is taken before the execution of the next instruction. See the *VAX-11 Architecture Reference Manual* for additional information on the TP bit and the trace fault.

# 8.3.6 IV bit

The IV (integer overflow) bit, when set, forces an integer overflow trap after execution of an instruction that produced an integer result that overflowed or had a conversion error. When IV is clear, no integer overflow trap occurs. (However, the condition code V bit is still set.)

# 8.3.7 FU Bit

The FU (floating underflow) bit, when set, forces a floating underflow fault if the result of a floating-point instruction is too small in magnitude to be represented in the result operand. When FU is clear, no underflow fault occurs.

# 8.3.8 DV bit

The DV (decimal overflow) bit, when set, forces a decimal overflow trap after execution of an instruction that produced an overflowed decimal (numeric string, or packed decimal) result or had a conversion error. When DV is clear, no trap occurs. (However, the condition code V bit is still set.)

**Basic Architecture** 

# 8.4 Permanent Exception Enables

The processor action on certain exception conditions is not controlled by bits in the PSW. Traps or faults always result from these exception conditions.

# 8.4.1 Divide by Zero

A divide by zero trap is forced after the execution of an integer or decimal division instruction that has a zero divisor. A fault occurs on a floating-point division instruction that has a zero divisor.

# 8.4.2 Floating Overflow

A floating overflow fault is forced after the execution of a floating-point instruction that produced a result too large to be represented in the result operand.

# 8.5 Instruction and Addressing Mode Formats

The following sections describe the formats for instruction opcodes and for the operand specifiers used with the various addressing modes.

# 8.5.1 Opcode Formats

An instruction is specified by the byte address A of its opcode.

The opcode may extend over two bytes; the length depends on the contents of the byte at address A. If, and only if, the value of the byte is FC (hex) through FF (hex), the opcode is two bytes long.

## 8.5.2 Operand Specifiers

Each instruction takes a specific sequence of operand specifier types. An operand specifier type conceptually has two attributes: the access type and the data type.

The access types include:

- 1 Read—The specified operand is read only.
- 2 Write—The specified operand is written only.
- **3** Modify—The specified operand is read, potentially modified, and written. This operation is not performed under a memory interlock.

#### **Basic Architecture**

- **4** Address—The address of the specified operand in the form of a longword is the actual instruction operand. The specified operand is not accessed directly, although the instruction may subsequently use the address to access that operand.
- 5 Variable bit field base address—This access type is a special variant of the address access type. Variable bit field base address type is the same as address access type except for register mode. In register mode, the field is contained in register n, designated by the operand specifier (or register n+1 concatenated with register n).
- **6** Branch—No operand is accessed. The operand specifier itself is a branch displacement.

Access types 1 through 5 are general mode addressing. Type 6 is branch mode addressing.

The data types include:

- Byte
- Word
- Longword and F\_floating (equivalent for addressing mode considerations)
- Quadword, D\_floating, and G\_floating (equivalent for addressing mode considerations)
- Octaword and H\_floating (equivalent for addressing mode considerations)

For the address and branch access types, which do not directly reference operands, the data type indicates:

- Address—the operand size to be used in the address calculation in autoincrement, autodecrement, and index modes
- Branch—the size of the branch displacement

## 8.6 General Addressing Mode Formats

The following sections describe the operand specifier formats for the general addressing modes. For descriptions and examples of the use of the general addressing modes, see Section 5.

#### **Notation for Describing Addressing Modes**

To describe the addressing modes the following notation is used:

#### **Basic Architecture**

addition subtraction multiplication is replaced by is defined as concatenation Rn or R[n] the contents of register n PC or SP the contents of register 15 or 14 respectively the contents of a location in memory whose address is x (x) arithmetic parentheses used to indicate precedence x is sign extended to size of operand needed SEXT(x) x is zero extended to size of operand needed ZEXT(x) OA operand address comment delimiter

Note: In the formal descriptions of the addressing modes, the symbol for a register (for example, Rn or PC) always means the contents of the register (for example, the contents of register n or the contents of register 15.) However, in text, when there is no ambiguity, the symbol for a register is often used as the name of a register (for example, Rn may be used for the name of register n, and PC may be used for the name of register 15).

Each general mode addressing description includes the definition of the operand address and the specified operand. For operand specifiers of address access type, the operand address is the actual instruction operand; for other access types, the specified operand is the instruction operand. The branch mode addressing description includes the definition of the branch address.

# 8.6.1 Register Mode

The operand specifier format is:

7		4 3		0
+		-+-		
1	5	1	Rn	
+		-+-		

No specifier extension follows.

In register mode addressing, the operand is the contents of either register n or (for quadword, D\_floating, and certain field operands) register n+1 concatenated with register n.

The assembler notation for register mode is Rn.

**Basic Architecture** 

# 8.6.2 Register Deferred Mode

The operand specifier format is:

No specifier extension follows.

In register deferred mode addressing, the address of the operand is the contents of register n.

The assembler notation for register deferred mode is (Rn).

## 8.6.3 Autoincrement Mode

The operand specifier format is:

No specifier extension follows. If Rn denotes PC, immediate data follows, and the mode is termed immediate mode.

In autoincrement mode addressing, the address of the operand is the contents of register n. After the operand address is determined, the size of the operand in bytes (1 for byte; 2 for word; 4 for longword and F\_floating; 8 for quadword, G\_floating and D\_floating; and 16 for octaword and H\_floating) is added to the contents of register n, and the contents of register n are replaced by the result.

The assembler notation for autoincrement mode is (Rn)+. For immediate mode, the notation is I^#constant, where constant is the immediate data that follows.

## 8.6.4 Autoincrement Deferred Mode

The operand specifier format is:

No specifier extension follows. If Rn denotes PC, a longword address follows, and the mode is termed absolute mode.

In autoincrement deferred mode addressing, the address of the operand is the contents of a longword whose address is the contents of register n. After the operand address is determined, 4 (the size in bytes of a longword address) is added to the contents of register n and the contents of register n are replaced by the result.

**Basic Architecture** 

The assembler notation for autoincrement deferred mode is @(Rn)+. For absolute mode the notation is @#address, where address is the longword that follows.

## 8.6.5 Autodecrement Mode

The operand specifier format is:

No specifier extension follows.

In autodecrement mode addressing, the size of the operand in bytes (1 for byte; 2 for word; 4 for longword and F\_floating; 8 for quadword, G\_floating, and D\_floating; and 16 for octaword and H\_floating) is subtracted from the contents of register n, and the contents of register n are replaced by the result. The updated contents of register n are the address of the operand.

The assembler notation for autodecrement mode is -(Rn).

# 8.6.6 Displacement Mode

There are three operand specifier formats:

The specifier extension is a signed byte displacement that follows the operand specifier. This is the byte displacement mode.

The specifier extension is a signed word displacement that follows the operand specifier. This is the word displacement mode.

The specifier extension is a longword displacement that follows the operand specifier. This is the longword displacement mode.

#### **Basic Architecture**

In displacement mode addressing, the displacement (after it is sign extended to 32 bits, if it is byte or word displacement) is added to the contents of register n, and the result is the operand address.

If Rn denotes PC, the updated contents of PC are used. The updated contents of PC are the address of the first byte beyond the specifier extension.

The assembler notation for byte, word, and long displacement mode is  $B^D(Rn)$ ,  $W^D(Rn)$ , and  $L^D(Rn)$ , respectively, where D = displacement.

# 8.6.7 Displacement Deferred Mode

There are three operand specifier formats:

The specifier extension is a signed byte displacement that follows the operand specifier. This is the byte displacement deferred mode.

The specifier extension is a signed word displacement that follows the operand specifier. This is the word displacement deferred mode.

The specifier extension is a longword displacement that follows the operand specifier. This is the longword displacement deferred mode.

In displacement deferred mode addressing, the displacement (after it is sign extended to 32 bits, if it is byte or word displacement) is added to the contents of register n, and the result is the address of a longword whose contents are the operand address.

If Rn denotes PC, the updated contents of the PC are used. The updated contents of PC are the address of the first byte beyond the specifier extension.

The assembler notation for byte, word, and longword displacement deferred mode is  $@B^D(Rn)$ ,  $@W^D(Rn)$ , and  $@L^D(Rn)$ , respectively, where D = displacement.

**Basic Architecture** 

## 8.6.8 Literal Mode

The operand specifier format is:

No specifier extension follows.

For operands of data type byte, word, longword, quadword, and octaword, the operand is the zero extension of the 6-bit literal field.

```
operand = ZEXT(literal)
```

Thus, for these data types, literal mode may be used for values in the range 0 through 63.

For operands of data type F\_floating, G\_floating, D\_floating, and H\_floating, the 6-bit literal field is composed of two 3-bit fields. These fields are illustrated in the following diagram, where *exp* is exponent and *fra* is fraction.

The exponent and fraction fields are used to form an F\_floating or D\_floating operand as follows:

1 1		
5 4	76 43 0	)
	100	+
101	128 + exp   fra   0	1
	0	:A+2
İ	0	:A+4
İ	0	: A+6
+		

Note that bits 63:32 are not present in an F\_floating operand.

The exponent and fraction fields are used to form a G\_floating operand as follows:

1 1 5 4		4 3 1 0	
101 10	)24 + exp	fra  0	
İ	0		:A+2
İ	0	<u> </u>	: A+4
İ	0		:A+6
+		+	

#### **Basic Architecture**

The exponent and fraction fields are used to form an H\_floating operand as follows:

1 1 5 4		0	
0  16,38	34 + exp	İ	
fra	0	i	:A+2
İ	0	i	:A+4
İ	0	i	:A+6
İ	0	İ	:A+8
Ĭ	0	i	:A+10
İ	0	İ	:A+12
1	0	I	:A+14

The range of values available is given in Table 8-2 in both rational and decimal number notation.

Table 8–2 Floating-Point Literals

**Expressed as Decimal Numbers** 

					Fraction			
Exponent	0	1	2	3	4	5	6	7
0	0.5	0.5625	0.625	0.6875	0.75	0.8125	0.875	0.9375
1	1.0	1.125	1.25	1.37	1.5	1.625	1.75	1.875
2	2.0	2.25	2.5	2.75	3.0	3.25	3.5	3.75
3	4.0	4.5	5.0	5.5	6.0	6.5	7.0	7.5
4	8.0	9.0	10.0	11.0	12.0	13.0	14.0	15.0
5	16.0	18.0	20.0	22.0	24.0	26.0	28.0	30.0
6	32.0	36.0	40.0	44.0	48.0	52.0	56.0	60.0
7	64.0	72.0	80.0	88.0	96.0	104.0	112.0	120.0

**Expressed as Rational Numbers** 

					Fractio	n			
Exponent	0	1	2	3	4	5	6	7	
0	1/2	9/16	5/8	11/16	3/4	13/16	7/8	15/16	
1	1	1 1/8	11/4	13/8	1 1/2	1 1 1/8	1 3/4	1 1/8	
2	2	21/4	21/2	23/4	3	31/4	31/2	3¾	
3	4	41/2	5	51/2	6	61/2	7	71/2	
4	8	9	10	11	12	13	14	15	
5	16	18	20	22	24	26	28	30	
6	32	36	40	44	48	52	56	60	
7	64	72	80	88	96	104	112	120	

**Basic Architecture** 

The assembler notation for literal mode is S^#literal.

#### 8.6.9 Index Mode

The operand specifier format is:

1								
5	8	7		4	3		0	
+				-+			-+	
1	- 1		4	-		Rx	- 1	
+							-+	

Bits 15:8 contain a second operand specifier (termed the base operand specifier) for any of the addressing modes except register, literal, or index. The specification of register, literal, or index addressing mode results in an illegal addressing mode fault (see the VAX-11 Architecture Reference Manual). If the base operand specifier requires it, a specifier extension immediately follows. The base operand specifier is subject to the same restrictions as would apply if it were used alone. If the use of some particular specifier is illegal (that is, causes a fault or UNPREDICTABLE behavior) under some circumstances, then that specifier is similarly illegal as a base operand specifier in index mode under the same circumstances.

The operand to be specified by index mode addressing is termed the primary operand. The base operand specifier is used normally to determine an operand address. This address is termed the base operand address (BOA). The address of the primary operand specified is determined by multiplying the contents of the index register x by the size of the primary operand in bytes (1 for byte; 2 for word; 4 for longword and F\_floating; 8 for quadword, D\_floating, and G\_floating; and 16 for octaword and H\_floating), adding BOA, and taking the result.

```
OA = BOA + {size * (Rx)}
operand = (OA)
```

If the base operand specifier is for autoincrement or autodecrement mode, the increment or decrement size is the size in bytes of the primary operand.

Certain restrictions are placed on the index register x. PC cannot be used as an index register. If it is, a reserved addressing mode fault occurs (see the VAX-11 Architecture Reference Manual). If the base operand specifier is for an addressing mode that results in register modification (that is, autoincrement mode, autodecrement mode, or autoincrement deferred mode), the same register cannot be the index register. If it is, the primary operand address is UNPREDICTABLE.

#### **Basic Architecture**

The names of the addressing modes resulting from index mode addressing are formed by adding the suffix "indexed" to the addressing mode of the base operand specifier. The following gives the names and assembler notation. The index register is designated Rx to distinguish it from the register Rn in the base operand specifier.

- Register deferred indexed— (Rn)[Rx]
- Autoincrement indexed— (Rn)+[Rx]

OI

Immediate indexed— I^#constant[Rx] (Immediate indexed is recognized by the assembler, but is not generally useful. Note that the operand address is independent of the value of the constant.)

Autoincrement deferred indexed— @(Rn)+[Rx]

or

Absolute indexed— @#address[Rx]

- Autodecrement indexed— –(Rn)[Rx]
- Byte, word, or longword displacement indexed— B^D(Rn)[Rx],W^D(Rn)[Rx], or L^D(Rn)[Rx]
- Byte, word, or longword displacement deferred indexed— @B^D(Rn)[Rx],@W^D(Rn)[Rx], or @L^D(Rn)[Rx]

**Basic Architecture** 

# 8.7 Summary of General Mode Addressing

#### Table 8-3 General Register Addressing

7 43 0 +----+ | mode | reg |

Hex	Dec	Name	Assembler	r mwa v	PC	SP	AP FP	Indexable
0-3	0-3	literal	S^#literal	yffff				f
4	4	indexed	i[Rx]	<b>y</b>	f	У	У	f
5	5	register	Rn	yyyfy	u	uq	uo	f
6	6	register deferred	(Rn)	ууууу	u	У	У	У
7	7	autodecrement	-(Rn)	<b>y y y y y</b>	u	У	У	ux
8	8	autoincrement	(Rn)+	y	р	У	У	ux
9	9	autoincrement deferred	@(Rn)+	y	р	У	У	ux
Α	10	byte displacement	B^D(Rn)	<b>y y y y y</b>	р	У	У	У
В	11	byte displacement deferred	@B^D(Rn)	<b>y y y y y</b>	р	У	У	У
С	12	word displacement	W^D(Rn)	<b>y y y y y</b>	р	У	У	У
D	13	word displacement deferred	@W^D(Rn)	<b>y y y y y</b>	р	У	У	У
Е	14	longword displacement	L^D(Rn)	y	р	у	У	У
F	15	longword displacement deferred	@L^D(Rn)	<b>y y y y y</b>	p	У	У	У

#### Key:

- D displacement
- i any indexable addressing mode
- logically impossible
- f reserved addressing mode fault
- p Program Counter addressing
- u UNPREDICTABLE
- uq UNPREDICTABLE for quad, octa, D\_floating, G\_floating, and H\_floating (and field if position + size greater than 32)
- uo UNPREDICTABLE for octa, and H format
- ux UNPREDICTABLE for index register same as base register
- y yes, always valid addressing mode
- r read access
- m modify access
- w write access
- a address access
- v field access

**Basic Architecture** 

Table 8-4 Program Counter Addressing

Hex	Dec	Name	Assembler	r mwa v	Indexable?
8	8	immediate	I^# constant	уииуу	u
9	9	absolute	@#address	y $y$ $y$ $y$ $y$	У
Α	10	byte relative	B <sup>address</sup>	y $y$ $y$ $y$ $y$	У
В	11	byte relative deferred	@B^address	y $y$ $y$ $y$ $y$	У
С	12	word relative	W <sup>address</sup>	y $y$ $y$ $y$ $y$	У
D	13	word relative deferred	@W^address	y $y$ $y$ $y$ $y$	У
E	14	long word relative	L^address	y	У
F	15	long word relative deferred	@L^address	ууууу	У

#### Key:

- u UNPREDICTABLE
- y yes, always valid addressing mode
- r read access
- m modify access
- w write access
- a address access
- v field access

# 8.8 Branch Mode Addressing Formats

There are two operand specifier formats:

The operand specifier is a signed byte displacement.

The operand specifier is a signed word displacement.

In branch displacement addressing, the byte or word displacement is sign extended to 32 bits and added to the updated contents of PC. The updated contents of PC are the address of the first byte beyond the operand specifier. The result is the branch address A.

$$A = PC + SEXT(displ)$$

The assembler notation for the and word branch displacement addressing is A, where A is the branch address. Note that the branch address, and not the displacement, is used.

# 9 VAX Instruction Set

## 9.1 Introduction

This section describes the instructions generally used by all software across all implementations of the VAX architecture.

A more complete description of the instruction set can be found in the VAX-11 Architecture Reference Manual. The VAX-11 Architecture Reference Manual also contains information on certain instructions that are generally used by privileged software and are specific to specialized portions of the VAX architecture, such as memory management, interrupts and exceptions, process dispatching, and processor registers.

A concise list of instructions and opcode assignments appears in Appendix D.

## 9.1.1 MicroVAX Architecture

The MicroVAX architecture is a subset of the full VAX architecture. The differences between the MicroVAX architecture and the VAX architecture can be divided into two classes: missing instructions (and their associated data types) and new exceptions.

#### Missing Instructions

The MicroVAX architecture does not include:

- Compatibility mode
- CRC instruction
- Character string instructions (except MOVC3 and MOVC5)
- Decimal string instructions, including EDITPC (decimal string data type)
- D\_floating-point instructions (D\_floating data type)
- H\_floating-point instructions (H\_floating data type)
- Octaword instructions (octaword data type)

#### **New Exceptions**

Two new exceptions are included in the MicroVAX architecture to aid software in emulating the missing character, CRC, and decimal instructions. The first exception pushes an exception frame including the opcode, operands, and PC/PSL pair on the stack. The second exception occurs if FPD is set in the PSL, and does not attempt to re-decode the operands, but merely pushes a PC/PSL pair on the stack.

Both exceptions are same-mode exceptions, meaning they are handled in whatever mode the system was currently executing at the time the exception occurred.

## **Instruction Descriptions**

#### MicroVMS Support

MicroVMS will provide the same execution environment on MicroVAX systems for nonprivileged programs that VMS supplies on full VAX architecture systems.

MicroVMS will emulate all missing instructions, except for compatibility mode. The floating-point emulation will provide support for all four floating-point data types. (If floating-point instructions are used, F and G data types should be used instead of D or H.)

The software emulation for the character string instructions and CRC instruction will be loaded into non-paged memory. The rest of the emulation will be loaded into pageable memory. This means that code that runs above IPL 2 may not use the decimal or floating-point instructions.

# 9.2 Instruction Descriptions

The instruction set is divided into 12 major sections:

- Integer arithmetic and logical
- Address
- Variable-length bit field
- Control
- Procedure call
- Miscellaneous
- Queue
- Floating point
- Character string
- Cyclic redundancy check
- Decimal string
- Edit

Within each major section, instructions that are closely related are combined into groups and described together. The instruction group description is composed of the following:

- The group name.
- The format of each instruction in the group, including the name and type
  of each instruction operand specifier and the order in which it appears
  in memory. Operand specifiers from left to right appear in increasing
  memory addresses.
- The effect on condition codes.
- Exceptions specific to the instruction. Exceptions that are generally possible for all instructions (for example, illegal or reserved addressing mode, T-bit, memory management violations, and so on) are not listed.

## **Instruction Descriptions**

- The opcodes, mnemonics, and names of each instruction in the group. The opcodes are given in hexadecimal.
- A description, in English, of the instruction.
- Optional notes on the instruction and programming examples.

# 9.2.1 Operand Specifier Notation

Operand specifiers are described in the following way:

name . access-type data-type

#### **Parameters**

#### name

A mnemonic name for the operand in the context of the instruction. The name is often abbreviated.

#### access-type

A letter denoting the operand specifier access type:

- a Calculate the effective address of the specified operand. Address is returned in a longword that is the actual instruction operand. Context of address calculation is given by **data-type**, that is, size to be used in autoincrement, autodecrement, and indexing.
- b No operand reference. Operand specifier is a branch isplacement. Size of branch displacement is given by **data-type**.
- m Operand is read, potentially modified and written. Note that this is *not* an indivisible memory operation. Also note that if the operand is not actually modified, it may not be written back. However, modify type operands are always checked for both read and write accessibility (see Chapter 5 of the VAX-11 Architecture Reference Manual).
- r Operand is read only.
- v Calculate the effective address of the specified operand. If the effective address is in memory, the address is returned in a longword that is the actual instruction operand. Context of address calculation is given by data-type. If the effective address is Rn, the operand is in Rn or R[n+1]'Rn.
- w Operand is written only.

#### data-type

A letter denoting the data type of the operand:

- b byte
- d D\_floating
- f F\_floating
- g G\_floating
- h H\_\_floating
- I longword
- o octaword

#### **Instruction Descriptions**

q quadword

w word

x first data type specified by instruction

y second data type specified by instruction

# 9.2.2 Operation Description Notation

The operation of an instruction is given as a sequence of control and assignment statements in an ALGOL-like syntax. No attempt is made to define the syntax formally; it is assumed to be familiar to the reader. The notation used is an extension of that introduced in Section 8.6.

+ addition

subtraction, unary minus

multiplication

division (quotient only)

exponentiation
concatenation
is replaced by
is defined as

Rn or R[n] contents of register Rn

PC, SP, FP, or AP the contents of register R15, R14, R13, or R12

respectively

PSW the contents of the processor status word
PSL the contents of the processor status long word
(x) contents of memory location whose address is x
(x)+ contents of memory location whose address is x;
x incremented by the size of operand referenced

at x

-(x) x decremented by size of operand to be referenced

at x; contents of memory location whose address

is x

<x:y> a modifier that delimits an extent from bit position

x to bit position y inclusive

 $\langle x1,x2,...,xn \rangle$  a modifier that enumerates bits x1,x2,...,xn

arithmetic parentheses used to indicate precedence

AND logical AND
OR logical OR
XOR logical XOR

NOT logical (one's) complement

LSS less than signed
LSSU less than unsigned
LEQ less than or equal signed

## **Instruction Descriptions**

LEQU less than or equal unsigned

EQL equal signed

EQLU equal unsigned

NEQ not equal signed

NEQU not equal unsigned

GEQ greater than or equal signed GEQU greater than or equal unsigned

GTR greater than signed
GTRU greater than unsigned

SEXT(x) x is sign extended to size of operand needed
ZEXT(x) x is zero extended to size of operand needed
REM(x,y) remainder of x divided by y, such that x/y and

M(x,y) remainder of x divided by y, such that x/y and REM(x,y) have the same sign

MINU(x,y) minimum unsigned of x and y
MAXU(x,y) maximum unsigned of x and y

The following conventions are used:

- Other than that caused by (x)+, or –(x), and the advancement of PC, only operands or portions of operands appearing on the left side of assignment statements are affected.
- No operator precedence is assumed, other than that replacement (<-) has the lowest precedence. Precedence is indicated explicitly by { }.
- All arithmetic, logical, and relational operators are defined in the context
  of their operands. For example, "+" applied to floating operands means
  a floating add, while "+" applied to byte operands is an integer byte
  add. Similarly, "LSS" is a floating comparison when applied to floating
  operands, while "LSS" is an integer byte comparison when applied to byte
  operands.
- Instruction operands are evaluated according to the operand specifier conventions (see Section 8). The order in which operands appear in the instruction description has no effect on the order of evaluation.
- Condition codes generally indicate the effect of an operation on the value
  of actual stored results, not on "true" results (which might be generated
  internally to greater precision). Thus, for example, two positive integers
  can be added together and the sum stored as a negative value, because of
  overflow. The condition codes will indicate a negative value even though
  the "true" result is clearly positive.

Integer Arithmetic and Logical Instructions

# 9.3 Integer Arithmetic and Logical Instructions

The following instructions are described in this section.

	Description and Opcode	Number of Instructions
1.	Add Aligned Word ADAWI add.rw, sum.mw	1
2.	Add 2 Operand ADD{B,W,L}2 add.rx, sum.mx	3
3.	Add 3 Operand ADD{B,W,L}3 add1.rx, add2.rx, sum.wx	3
4.	Add with Carry ADWC add.rl, sum.ml	1
5.	Arithmetic Shift ASH{L,Q} cnt.rb, src.rx, dst.wx	2
6.	Bit Clear 2 Operand BIC{B,W,L}2 mask.rx, dst.mx	3
7.	Bit Clear 3 Operand BIC{B,W,L}3 mask.rx, src.rx, dst.wx	3
8.	Bit Set 2 Operand BIS{B,W,L}2 mask.rx, dst.mx	3
9.	Bit Set 3 Operand BIS{B,W,L}3 mask.rx, src.rx, dst.wx	3
10.	Bit Test BIT{B,W,L} mask.rx, src.rx	3
11.	Clear CLR{B,W,L,Q,O} dst.wx	5
12.	Compare CMP{B,W,L} src1.rx, src2.rx	3
13.	Convert CVT{B,W,L}{B,W,L} src.rx, dst.wy All pairs except BB,WW,LL	6
14.	Decrement DEC{B,W,L} dif.mx	3
15.	Divide 2 Operand DIV{B,W,L}2 divr.rx, quo.mx	3
16.	Divide 3 Operand DIV(B,W,L)3 divr.rx, divd.rx, quo.wx	3
17.	Extended Divide EDIV divr.rl, divd.rq, quo.wl, rem.wl	1
18.	Extended Multiply EMUL mulr.rl, muld.rl, add.rl, prod.wq	1
19.	Increment INC{B,W,L} sum.mx	3
20.	Move Complemented MCOM{B,W,L} src.rx, dst.wx	3

Integer Arithmetic and Logical Instructions

	Description and Opcode	Number of Instructions
21.	Move Negated MNEG{B,W,L} src.rx, dst.wx	3
22.	Move OV{B,W,L,Q} src.rx, dst.wx	4
23.	Move Zero-Extended MOVZ{BW,BL,WL} src.rx, dst.wy	3
24.	Multiply 2 Operand MUL{B,W,L}2 mulr.rx, prod.mx	3
25.	Multiply 3 Operand MUL{B,W,L}3 mulr.rx, muld.rx, prod.wx	3
26.	Push Long PUSHL src.rl, {-(SP).wl}	1
27.	Rotate Long ROTL cnt.rb, src.rl, dst.wl	1
28.	Subtract with Carry SBWC sub.rl, dif.ml	1
29.	Subtract 2 Operand SUB{B,W,L}2 sub.rx, dif.mx	3
30.	Subtract 3 Operand SUB{B,W,L}3 sub.rx, min.rx, dif.wx	3
31.	Test TST{B,W,L} src.rx	3 ,
32.	Exclusive OR 2 Operand XOR{B,W,L}2 mask.rx, dst.mx	3
33.	Exclusive OR 3 Operand XOR{B,W,L}3 mask.rx, src.rx, dst.wx	3

Integer Arithmetic and Logical Instructions—ADAWI

# **ADAWI**

Add Aligned Word Interlocked

## **FORMAT**

opcode add.rw, sum.mw

#### condition codes

 $N \leftarrow sum LSS 0;$ 

 $Z \leftarrow \text{sum EQL 0};$ 

 $V \leftarrow \{\text{integer overflow}\};$ 

 $C \leftarrow \{carry from most-significant bit\};$ 

#### exceptions

reserved operand fault

integer overflow

## opcodes

58 ADAWI

Add Aligned Word Interlocked

## DESCRIPTION

The addend operand is added to the sum operand and the sum operand is replaced by the result. The operation is interlocked against similar operations on other processors in a multiprocessor system. The destination must be aligned on a word boundary; that is, bit 0 of the address of the sum operand must be 0. If it is not, a reserved operand fault is taken.

#### NOTES

- 1 Integer overflow occurs if the input operands to the add have the same sign and the result has the opposite sign. On overflow, the sum operand is replaced by the low-order bits of the true result.
- 2 If the addend and the sum operands overlap, the result and the condition codes are UNPREDICTABLE.

Integer Arithmetic and Logical Instructions—ADD

# ADD

Add

#### **FORMATS**

2 operand: opcode add.rx, sum.mx

3 operand: opcode add1.rx, add2.rx, sum.wx

#### condition codes

 $N \leftarrow sum LSS 0;$ 

 $Z \leftarrow sum EQL 0;$ 

 $V \leftarrow \{\text{integer overflow}\};$ 

 $C \leftarrow \{\text{carry from most-significant bit}\};$ 

#### exception

integer overflow

#### opcodes

80	ADDB2	Add Byte 2 Operand
81	ADDB3	Add Byte 3 Operand
A0	ADDW2	Add Word 2 Operand
Α1	ADDW3	Add Word 3 Operand
CO	ADDL2	Add Long 2 Operand
C1	ADDL3	Add Long 3 Operand

**DESCRIPTION** In 2 operand format, the addend operand is added to the sum operand and the sum operand is replaced by the result. In 3 operand format, the addend 1 operand is added to the addend 2 operand and the sum operand is replaced by the result.

#### NOTE

Integer overflow occurs if the input operands to the add have the same sign and the result has the opposite sign. On overflow, the sum operand is replaced by the low-order bits of the true result.

Integer Arithmetic and Logical Instructions—ADWC

# **ADWC**

Add with Carry

## **FORMAT**

opcode add.rl, sum.ml

#### condition codes

 $N \leftarrow \text{sum LSS 0};$ 

 $Z \leftarrow \text{sum EQL 0};$ 

 $V \leftarrow \{\text{integer overflow}\};$   $C \leftarrow \{\text{carry from most-significant bit}\};$ 

#### exception

integer overflow

#### opcodes

D8 ADWC

Add with Carry

#### **DESCRIPTION**

The contents of the condition code C-bit and the addend operand are added to the sum operand and the sum operand is replaced by the result.

#### NOTES

- 1 On overflow, the sum operand is replaced by the low-order bits of the true result.
- 2 The two additions in the operation are performed simultaneously.

Integer Arithmetic and Logical Instructions—ASH

# **ASH**

**Arithmetic Shift** 

#### **FORMAT**

opcode cnt.rb, src.rx, dst.wx

#### condition codes

 $N \leftarrow dst LSS 0;$  $Z \leftarrow dst EQL 0;$ 

 $V \leftarrow \{\text{integer overflow}\};$ 

 $C \leftarrow 0;$ 

#### exception

integer overflow

#### opcodes

78 ASHL

Arithmetic Shift Long

79 ASHQ

Arithmetic Shift Quad

#### **DESCRIPTION**

The source operand is arithmetically shifted by the number of bits specified by the count operand and the destination operand is replaced by the result. The source operand is unaffected. A positive count operand shifts to the left, bringing 0s into the least-significant bit. A negative count operand shifts to the right, bringing in copies of the most-significant (sign) bit into the most-significant bit. A 0 count operand replaces the destination operand with the unshifted source operand.

#### NOTES

- 1 Integer overflow occurs on a left shift if any bit shifted into the sign bit position differs from the sign bit of the source operand.
- 2 If cnt GTR 32 (ASHL) or cnt GTR 64 (ASHQ), the destination operand is replaced by 0.
- 3 If cnt LEQ -31 (ASHL) or cnt LEQ -63 (ASHQ), all the bits of the destination operand are copies of the sign bit of the source operand.

Integer Arithmetic and Logical Instructions—BIC

# BIC

Bit Clear

#### **FORMATS**

2 operand: opcode mask.rx, dst.mx

3 operand: opcode mask.rx, src.rx, dst.wx

#### condition codes N ← dst LSS 0;

 $Z \leftarrow dst EQL 0;$ 

V ← 0; C ← C;

#### exceptions

None.

#### opcodes

8A	BICB2	Bit Clear Byte
8B	BICB3	Bit Clear Byte
AA	BICW2	Bit Clear Word
AB	BICW3	Bit Clear Word
CA	BICL2	Bit Clear Long
CB	BICL3	Bit Clear Long

**DESCRIPTION** In 2 operand format, the result of the logical AND on the destination operand and the one's complement of the mask operand replaces the destination operand. In 3 operand format, the result of the logical AND on the source operand and the one's complement of the mask operand replaces the destination operand.

Integer Arithmetic and Logical Instructions—BIS

	0
Б	3

Bit Set

#### **FORMATS**

2 operand: opcode mask.rx, dst.mx 3 operand: opcode mask.rx, src.rx, dst.wx

#### condition codes

 $N \leftarrow dst LSS 0;$  $Z \leftarrow dst EQL 0;$  $\begin{array}{ccc} V & \leftarrow & 0; \\ C & \leftarrow & C; \end{array}$ 

#### exceptions

None.

#### opcodes

88	BISB2	Bit Set Byte 2 Operand
89	BISB3	Bit Set Byte 3 Operand
A8	BISW2	Bit Set Word 2 Operand
A9	BISW3	Bit Set Word 3 Operand
C8	BISL2	Bit Set Long 2 Operand
C9	BISL3	Bit Set Long 3 Operand

**DESCRIPTION** In 2 operand format, the result of the logical OR on the mask operand and the destination operand replaces the destination operand. In 3 operand format, the result of the logical OR on the mask operand and the source operand replaces the destination operand.

Integer Arithmetic and Logical Instructions—BIT

BIT

Bit Test

**FORMAT** 

opcode mask.rx, src.rx

condition codes

 $N \leftarrow tmp LSS 0;$  $Z \leftarrow \text{tmp EQL 0};$   $V \leftarrow 0;$ 

← C;

exceptions

None.

opcodes

93 **BITB** Bit Test Byte

**B3 BITW** Bit Test Word **BITL** D3 Bit Test Long

**DESCRIPTION** The logical AND is performed on the mask operand and the source operand. Both operands are unaffected. The only action is to modify condition codes.

Integer Arithmetic and Logical Instructions—CLR

U	L	n

Clear

# **FORMAT**

opcode dst.wx

## condition codes

 $N \leftarrow 0$ ;  $Z \leftarrow 1;$   $V \leftarrow 0;$ 

C ← C;

## exceptions

None.

## opcodes

94 **CLRB** Clear Byte

Clear Word **CLRW B4 D4** CLRL Clear Long

7C **CLRQ** Clear Quad 7CFD CLRO Clear Octa<sup>1</sup>

**DESCRIPTION** The destination operand is replaced by 0.

## NOTE

CLRx dst is equivalent to MOVx S^#0, dst, but is one byte shorter.

<sup>&</sup>lt;sup>1</sup> This instruction is considered to be in the H\_floating instruction class, and may, therefore, be emulated on the MicroVAX.

В1

D1

**CMPB** 

**CMPW** 

**CMPL** 

Integer Arithmetic and Logical Instructions—CMP

СМР	Compare	
FORMAT	opcode src1.rx, src2.rx	
condition codes	N ← src1 LSS src2; Z ← src1 EQL src2; V ← 0; C ← src1 LSSU src2;	
exceptions	None.	
opcodes	91 CMPB Compare Byte	

Compare Byte

Compare Word

Compare Long

**DESCRIPTION** The source 1 operand is compared with the source 2 operand. The only action is to modify the condition codes.

Integer Arithmetic and Logical Instructions—CVT

L	v	

Convert

## **FORMAT**

opcode src.rx, dst.wy

### condition codes

 $N \leftarrow \text{dst LSS 0};$  $Z \leftarrow \text{dst EQL 0};$ 

 $V \leftarrow \{integer overflow\};$ 

c ← ò:

## exception

integer overflow

## opcodes

99	CVTBW	Convert Byte to Word
98	CVTBL	Convert Byte to Long
33	CVTWB	Convert Word to Byte
32	CVTWL	Convert Word to Long
F6	CVTLB	Convert Long to Byte
F7	CVTLW	Convert Long to Word

### DESCRIPTION

The source operand is converted to the data type of the destination operand and the destination operand is replaced by the result. Conversion of a shorter data type to a longer one is done by sign extension; conversion of longer data type to a shorter one is done by truncation of the higher-numbered (most-significant) bits.

## NOTE

Integer overflow occurs if any truncated bits of the source operand are not equal to the sign bit of the destination operand.

Integer Arithmetic and Logical Instructions—DEC

-	

Decrement

**FORMAT** 

opcode dif.mx

condition codes

 $N \leftarrow \text{dif LSS 0};$ 

 $Z \leftarrow \text{dif EQL 0};$ 

 $V \leftarrow \{\text{integer overflow}\};$ 

C ← {borrow into most-significant bit};

exception

integer overflow

opcodes

97 DECB

Decrement Byte

B7 DECW

Decrement Word

D7 DECL

Decrement Long

## DESCRIPTION

One is subtracted from the difference operand and the difference operand is replaced by the result.

- 1 Integer overflow occurs if the largest negative integer is decremented. On overflow, the difference operand is replaced by the largest positive integer.
- **2** DECx **dif** is equivalent to SUBx S^#1, **dif**, but is one byte shorter.

Integer Arithmetic and Logical Instructions—DIV

# DIV

Divide

## **FORMATS**

2 operand: opcode divr.rx, quo.mx

opcode divr.rx, divd.rx, quo.wx 3 operand:

## condition codes

 $N \leftarrow \text{quo LSS 0};$ 

 $Z \leftarrow quo EQL 0;$ 

V ← {integer overflow} OR {divr EQL 0};

## exceptions

integer overflow divide by 0

## opcodes

86	DIVB2	Divide Byte 2 Operand
87	DIVB3	Divide Byte 3 Operand
A6	DIVW2	Divide Word 2 Operand
<b>A</b> 7	DIVW3	Divide Word 3 Operand
C6	DIVL2	Divide Long 2 Operand
C7	DIVL3	Divide Long 3 Operand

**DESCRIPTION** In 2 operand format, the quotient operand is divided by the divisor operand and the quotient operand is replaced by the result. In 3 operand format, the dividend operand is divided by the divisor operand and the quotient operand is replaced by the result.

- 1 Division is performed such that the remainder has the same sign as the dividend; that is, the result is truncated toward 0. (Note that a remainder of 0 is not saved.)
- 2 Integer overflow occurs if, and only if, the largest negative integer is divided by -1. On overflow, operands are affected as in note 3, following.
- 3 If the divisor operand is 0, then in 2 operand format the quotient operand is not affected; in 3 operand format the quotient operand is replaced by the dividend operand.

Integer Arithmetic and Logical Instructions—EDIV

# **EDIV**

**Extended Divide** 

## **FORMAT**

opcode divr.rl, divd.rq, quo.wl, rem.wl

## condition codes

 $N \leftarrow \text{quo LSS 0};$   $Z \leftarrow \text{quo EQL 0};$ 

V ← {integer overflow} OR {divr EQL 0};

 $C \leftarrow 0$ ;

## exceptions

integer overflow divide by 0

## opcodes

7B EDIV

**Extended Divide** 

## **DESCRIPTION**

The dividend operand is divided by the divisor operand; the quotient operand is replaced by the quotient and the remainder operand is replaced by the remainder.

- 1 The division is performed such that the remainder operand (unless it is 0) has the same sign as the dividend operand.
- **2** On overflow, the operands are affected as in note 3, following.
- **3** If the divisor operand is 0, then the quotient operand is replaced by bits 31:0 of the dividend operand, and the remainder operand is replaced by 0.

Integer Arithmetic and Logical Instructions—EMUL

**EMUL** 

**Extended Multiply** 

**FORMAT** 

opcode mulr.rl, muld.rl, add.rl, prod.wq

condition codes

 $\begin{array}{ll} N & \leftarrow \text{ prod LSS 0;} \\ Z & \leftarrow \text{ prod EQL 0;} \\ V & \leftarrow \text{ 0;} \\ C & \leftarrow \text{ 0;} \end{array}$ 

exceptions

None.

opcodes

7A **EMUL**  **Extended Multiply** 

## **DESCRIPTION**

The multiplicand operand is multiplied by the multiplier operand, giving a double-length result. The addend operand is sign extended to double length and added to the result. The product operand is replaced by the final result.

Integer Arithmetic and Logical Instructions—INC

# INC

Increment

# FORMAT opcode sum.mx

## **condition codes** $N \leftarrow sum LSS 0;$

 $Z \leftarrow \text{sum EQL 0};$ 

V ← {integer overflow};

C ← {carry from most-significant bit};

## **exception** integer overflow

## opcodes

96 INCB Increment Byte B6 INCW Increment Word

D6 INCL Increment Long

## **DESCRIPTION**

One is added to the sum operand and the sum operand is replaced by the result.

- 1 Arithmetic overflow occurs if the largest positive integer is incremented. On overflow, the sum operand is replaced by the largest negative integer.
- 2 INCx sum is equivalent to ADDx S<sup>+1</sup>, sum, but is one byte shorter.

Integer Arithmetic and Logical Instructions—MCOM

# **MCOM**

Move Complemented

**FORMAT** 

opcode src.rx, dst.wx

condition codes

 $N \leftarrow dst LSS 0;$  $Z \leftarrow dst EQL 0;$ 

 $\begin{array}{ccc} V & \leftarrow & 0; \\ C & \leftarrow & C; \end{array}$ 

exceptions

None.

opcodes

92 **MCOMB** Move Complemented Byte

B2 **MCOMW** Move Complemented Word D2 **MCOML** 

Move Complemented Long

**DESCRIPTION** The destination operand is replaced by the one's complement of the source operand.

Integer Arithmetic and Logical Instructions—MNEG

# MNEG

Move Negated

**FORMAT** 

opcode src.rx, dst.wx

condition codes

 $N \leftarrow dst LSS 0;$  $Z \leftarrow dst EQL 0;$ 

 $V \leftarrow \{\text{integer overflow}\};$ 

 $C \leftarrow \text{dst NEQ 0};$ 

exception

integer overflow

opcodes

8E MNEGB Move Negated Byte

ΑE

**MNEGW** Move Negated Word

CE MNEGL Move Negated Long

**DESCRIPTION** The destination operand is replaced by the negative of the source operand.

## NOTE

Integer overflow occurs if the source operand is the largest negative integer (which has no positive counterpart). On overflow, the destination operand is replaced by the source operand.

Integer Arithmetic and Logical Instructions—MOV

M	O	V

Move

## **FORMAT**

opcode src.rx, dst.wx

## condition codes

 $N \leftarrow dst LSS 0;$  $Z \leftarrow dst EQL 0;$ V ← 0; C ← C;

## exceptions

None.

# opcodes

90	MOVB	Move Byte
BO	MOVW	Move Word
DO	MOVL	Move Long
7D	MOVQ	Move Quad
7DFD	MOVO	Move Octa <sup>1</sup>

<sup>&</sup>lt;sup>1</sup> This instruction is considered to be in the H\_floating instruction class, and may, therefore, be emulated on the MicroVAX.

**DESCRIPTION** The destination operand is replaced by the source operand.

Integer Arithmetic and Logical Instructions—MOVZ

# MOVZ

Move Zero-Extended

**FORMAT** 

opcode src.rx, dst.wy

condition codes  $N \leftarrow 0$ ;

 $Z \leftarrow dst EQL 0;$ 

 $V \leftarrow 0$ ; C ← C;

exceptions

None.

opcodes

9B MOVZBW Move Zero-Extended Byte to Word

Move Zero-Extended Byte to Long 9A MOVZBL

3C MOVZWL Move Zero-Extended Word to Long

**DESCRIPTION** For MOVZBW, bits 7:0 of the destination operand are replaced by the source operand; bits 15:8 are replaced by 0. For MOVZBL, bits 7:0 of the destination operand are replaced by the source operand; bits 31:8 are replaced by 0. For MOVZWL, bits 15:0 of the destination operand are replaced by the source operand; bits 31:16 are replaced by 0.

Integer Arithmetic and Logical Instructions—MUL

# MUL

## Multiply

#### **FORMATS** 2 operand: opcode mulr.rx, prod.mx

opcode mulr.rx, muld.rx, prod.wx 3 operand:

#### condition codes

 $N \leftarrow \text{prod LSS 0};$ 

 $Z \leftarrow \text{prod EQL 0};$  $V \leftarrow \{\text{integer overflow}\};$ 

#### exception

integer overflow

## opcodes

84	MULB2	Multiply Byte 2 Operand
85	MULB3	Multiply Byte 3 Operand
A4	MULW2	Mulitply Byte 2 Operand
A5	MULW3	Multiply Word 3 Operand
C4	MULL2	Multiply Long 2 Operand
C5	MULL3	Multiply Long 3 Operand

**DESCRIPTION** In 2 operand format, the product operand is multiplied by the multiplier operand and the product operand is replaced by the low half of the doublelength result. In 3 operand format, the multiplicand operand is multiplied by the multiplier operand and the product operand is replaced by the low half of the double-length result.

## NOTE

Integer overflow occurs if the high half of the double-length result is not equal to the sign extension of the low half of the double-length result.

Integer Arithmetic and Logical Instructions—PUSHL

**PUSHL** 

**Push Long** 

**FORMAT** 

opcode src.rl

condition codes  $N \leftarrow src LSS 0$ ;

Z ← src EQL 0; V ← 0;

C ← C;

exceptions

None.

opcodes

DD **PUSHL** 

Push Long

**DESCRIPTION** The longword source operand is pushed on the stack.

NOTE

PUSHL is equivalent to MOVL src, -(SP), but is one byte shorter.

Integer Arithmetic and Logical Instructions—ROTL

ROTL

Rotate Long

**FORMAT** 

opcode cnt.rb, src.rl, dst.wl

condition codes

 $N \leftarrow dst LSS 0;$  $Z \leftarrow dst EQL 0;$ 

V ← 0;

C ← C;

exceptions

None.

opcodes

9C ROTL

Rotate Long

## DESCRIPTION

The source operand is rotated logically by the number of bits specified by the count operand, and the destination operand is replaced by the result. The source operand is unaffected. A positive count operand rotates to the left. A negative count operand rotates to the right. A 0 count operand replaces the destination operand with the source operand.

Integer Arithmetic and Logical Instructions—SBWC

# **SBWC**

Subtract with Carry

## **FORMAT**

opcode sub.rl, dif.ml

## condition codes

 $N \leftarrow \text{dif LSS 0};$   $Z \leftarrow \text{dif EQL 0};$ 

V ← {integer overflow};

C ← {borrow into most-significant bit};

## exception

integer overflow

## opcodes

D9 SBWC

Subtract With Carry

## **DESCRIPTION**

The subtrahend operand and the contents of the condition code C-bit are subtracted from the difference operand, and the difference operand is replaced by the result.

- 1 On overflow, the difference operand is replaced by the low-order bits of the true result.
- **2** The two subtractions in the operation are performed simultaneously.

Integer Arithmetic and Logical Instructions—SUB

# **SUB**

Subtract

## **FORMATS**

2 operand: opcode sub.rx, dif.mx

opcode sub.rx, min.rx, dif.wx 3 operand:

#### condition codes

 $N \leftarrow dif LSS 0;$ 

 $Z \leftarrow dif EQL 0;$ 

 $V \leftarrow \{\text{integer overflow}\};$ 

 $C \leftarrow \{borrow into most-significant bit\};$ 

## exception

integer overflow

## opcodes

82	SUBB2	Subtract Byte 2 Operand
83	SUBB3	Subtract Byte 3 Operand
A2	SUBW2	Subtract Word 2 Operand
A3	SUBW3	Subtract Word 3 Operand
C2	SUBL2	Subtract Long 2 Operand
C3	SUBL3	Subtract Long 3 Operand

**DESCRIPTION** In 2 operand format, the subtrahend operand is subtracted from the difference operand, and the difference operand is replaced by the result. In 3 operand format, the subtrahend operand is subtracted from the minuend operand, and the difference operand is replaced by the result.

## NOTE

Integer overflow occurs if the input operands to the subtract are of different signs and the sign of the result is the sign of the subtrahend. On overflow, the difference operand is replaced by the low-order bits of the true result.

Integer Arithmetic and Logical Instructions—TST

**TST** 

Test

**FORMAT** 

opcode src.rx

condition codes  $N \leftarrow src LSS 0$ ;

 $Z \leftarrow \text{src EQL 0};$ 

 $V \leftarrow 0;$   $C \leftarrow 0;$ 

exceptions

None.

95

opcodes

TSTB Test Byte

B5 TSTW

Test Word

D5 TSTL

STL Test Long

**DESCRIPTION** 

The condition codes are modified according to the value of the source operand.

NOTE

src is equivalent to CMPx src, S^#0, but is one byte shorter.

Integer Arithmetic and Logical Instructions—XOR

V		D
$\Lambda$	U	П

**Exclusive OR** 

**FORMATS** 

2 operand: opcode mask.rx, dst.mx

3 operand: opcode mask.rx, src.rx, dst.wx

condition codes

 $N \leftarrow dst LSS 0;$ 

 $Z \leftarrow dst EQL 0;$ 

V ← 0; C ← C;

exceptions

None.

opcodes

8C	XORB2	Exclusive OR Byte 2 Operand
8D	XORB3	Exclusive OR Byte 3 Operand
AC	XORW2	Exclusive OR Word 2 Operand
AD	XORW3	Exclusive OR Word 3 Operand
CC	XORL2	Exclusive OR Long 2 Operand
CD	XORL3	Exclusive OR Long 3 Operand

**DESCRIPTION** In 2 operand format, the result of the logical XOR on the mask operand and the destination operand replaces the destination operand. In 3 operand format, the result of the logical XOR on the mask operand and the source operand replaces the destination operand.

**Address Instructions** 

# 9.4 Address Instructions

The following instructions are described in this section.

	Description and Opcode	Number of Instructions
1.	Move Address MOVA{B,W,L=F,Q=D=G,O=H} src.ax, dst.wl	5
2.	Push Address $PUSHA \big\{B,W,L=F,Q=D=G,O=H\big\} \ src.ax, \ \big\{-(SP).wl\big\}$	5

Address Instructions—MOVA

# MOVA

Move Address<sup>1</sup>

## **FORMAT**

opcode src.ax, dst.wl

#### condition codes

N ← dst LSS 0; Z ← dst EQL 0; V ← 0; C ← C;

## exceptions

None.

## opcodes

9E	MOVAB	Move Address Byte
3E	MOVAW	Move Address Word
DE	MOVAL,	Move Address Long
	MOVAF	Move Address F_floating
7E	MOVAQ,	Move Address Quad
	MOVAD,	Move Address D_floating
	MOVAG	Move Address G_floating
7EFD	MOVAH	Move Address H_floating,
	MOVAO	Move Address Octa <sup>1</sup>

<sup>&</sup>lt;sup>1</sup> This instruction is considered to be in the H\_floating instruction class, and may, therefore, be emulated on the MicroVAX.

# **DESCRIPTION**

The destination operand is replaced by the source operand. The context in which the source operand is evaluated is given by the data type of the instruction. The operand whose address replaces the destination operand is not referenced.

## NOTE

The access type of the source operand is address, which causes the address of the specified operand to be moved.

<sup>&</sup>lt;sup>1</sup> Except for CLRD, MOVAD, and PUSHAD (which have the same opcodes as CLRQ, MOVAQ, and PUSHAQ, respectively), D\_floating and H\_floating instructions are not part of the MicroVAX architecture definition.

Address Instructions—PUSHA

# **PUSHA**

Push Address<sup>1</sup>

## **FORMAT**

opcode src.ax

#### condition codes

 $N \leftarrow \text{src LSS 0};$  $Z \leftarrow \text{src EQL 0};$  $V \leftarrow 0;$ C ← C;

## exceptions

None.

## opcodes

9F	PUSHAB	Push Address	Byte
3F	PUSHAW	Push Address	Word
DF	PUSHAL	Push Address	Long,
	PUSHAF	Push Address	F_floating
7F	PUSHAQ	Push Address	Quad,
	PUSHAD	Push Address	D_floating,
	PUSHAG	Push Address	G_floating
7FFD	PUSHAH	Push Address	H_floating,
	PUSHAO	Push Address	Octa <sup>1</sup>

<sup>&</sup>lt;sup>1</sup> This instruction is considered to be in the H\_floating instruction class, and may, therefore, be emulated on the MicroVAX.

**DESCRIPTION** The source operand is pushed on the stack. The context in which the source operand is evaluated is given by the data type of the instruction. The operand whose address is pushed is not referenced.

- 1 PUSHAx **src** is equivalent to MOVAx **src**, –(SP), but is one byte shorter.
- 2 The source operand is of address access type, which causes the address of the specified operand to be pushed.

<sup>&</sup>lt;sup>1</sup> Except for CLRD, MOVAD, and PUSHAD (which have the same opcodes as CLRQ, MOVAQ, and PUSHAQ, respectively), D\_floating and H\_floating instructions are not part of the MicroVAX architecture definition.

Variable-Length Bit Field Instructions

# 9.5 Variable-Length Bit Field Instructions

A variable-length bit field is specified by three operands:

- **1** A longword position operand.
- **2** A byte field size operand in the range 0 through 32; if not, a reserved operand fault occurs.
- A base address. The position operand is used to locate the bit field relative to this base address. The address is obtained from an operand of address access type. However, unlike other instances of operand specifiers of address access type, register mode may be designated in the operand specifier. In this case, the field is contained in the register n designated by the operand specifier (or register n+1 concatenated with register n). (See Section 8.) If the field is contained in a register and the size operand is not 0, the position operand must have a value in the range 0 through 31, or a reserved operand fault occurs.

Zero bytes are referenced if the field size is 0.

The following instructions are described in this section.

	Description and Opcode	Number of Instructions
1.	Compare Field CMPV pos.rl, size.rb, base.vb, {field.rv}, src.rl	1
2.	Compare Zero-Extended Field CMPZV pos.rl, size.rb, base.vb, {field.rv}, src.rl	1
3.	Extract Field EXTV pos.rl, size.rb, base.vb, {field.rv}, dst.wl	1
4.	Extract Zero-Extended Field EXTZV pos.rl, size.rb, base.vb, {field.rv}, dst.wl	1
5.	Find First FF{S,C} startpos.rl, size.rb, base.vb, field.rv}, findpos.wl	2
6.	Insert Field INSV src.rl, pos.rl, size.rb, base.vb, {field.wv}	1

# Variable-Length Bit Field Instructions

The following variable-length bit field instructions are described in the section on Control Instructions.

1.	Branch on Bit BB{S,C} pos.rl, base.vb, displ.bb, {field.rv}	2
2.	Branch on Bit (and modify without interlock) BB{S,C}{S,C} pos.rl, base.vb, displ.bb, {field.mv}	4
3.	Branch on Bit (and modify) Interlocked BB{SS,CC}I pos.rl, base.vb, displ.bb, {field.mv}	2

Variable-Length Bit Field Instructions-CMP

# **CMP**

Compare Field

## **FORMAT**

opcode pos.rl, size.rb, base.vb, src.rl

### condition codes

N ← tmp LSS src; Z ← tmp EQL src;

 $V \leftarrow 0$ ;

C ← tmp LSSU src;

## exception

reserved operand

### opcodes

EC CMPV

Compare Field

ED CMPZV

Compare Zero-Extended Field

## **DESCRIPTION**

The field specified by the position, size, and base operands is compared with the source operand. For CMPV, the source operand is compared with the sign-extended field. For CMPZV, the source operand is compared with the zero-extended field. The only action is to affect the condition codes.

- 1 A reserved operand fault occurs if:
  - size GTRU 32
  - pos GTRU 31, size NEQ 0, and the field is contained in the registers
- **2** On a reserved operand fault, the condition codes are UNPREDICTABLE.

Variable-Length Bit Field Instructions—EXT

# **EXT**

**Extract Field** 

## **FORMAT**

opcode pos.rl, size.rb, base.vb, dst.wl

## condition codes

 $N \leftarrow dst LSS 0;$  $Z \leftarrow dst EQL 0;$  $V \leftarrow 0;$ 

C ← C;

## exception

reserved operand

## opcodes

EE **EXTV Extract Field** 

EF Extract Zero-Extended Field **EXTZV** 

**DESCRIPTION** For EXTV, the destination operand is replaced by the sign-extended field specified by the position, size, and base operands. For EXTZV, the destination operand is replaced by the zero-extended field specified by the position, size, and base operands. If the size operand is 0, the only action is to replace the destination operand with 0, and to modify the condition codes.

- 1 A reserved operand fault occurs if:
  - size GTRU 32
  - pos GTRU 31, size NEQ 0, and the field is contained in the registers
- 2 On a reserved operand fault, the destination operand is unaffected, and the condition codes are UNPREDICTABLE.

Variable-Length Bit Field Instructions-FF

# FF

Find First

## **FORMAT**

opcode startpos.rl, size.rb, base.vb, findpos.wl

## condition codes

 $Z \leftarrow \{\text{bit not found}\};$ 

 $V \leftarrow 0$ ;

 $C \leftarrow 0;$ 

## exception

reserved operand

## opcodes

EB FFC

Find First Clear

EA FFS

Find First Set

## DESCRIPTION

A field specified by the start position, size, and base operands is extracted. Starting at bit 0 and extending to the highest bit in the field, the field is tested for a bit in the state indicated by the instruction. If a bit in the indicated state is found, the find position operand is replaced by the position of the bit, and the Z condition code bit is cleared. If no bit in the indicated state is found, the find position operand is replaced by the position (relative to the base) of a bit one position to the left of the specified field, and the Z condition code bit is set. If the size operand is 0, the find position operand is replaced by the start position operand, and the Z condition code bit is set.

- 1 A reserved operand fault occurs if:
  - size GTRU 32
  - startpos GTRU 31, size NEQ 0, and the field is contained in the registers
- **2** On a reserved operand fault, the find position operand is unaffected, and the condition codes are UNPREDICTABLE.

Variable-Length Bit Field Instructions—INSV

# INSV

Insert Field

## **FORMAT**

opcode src.rl, pos.rl, size.rb, base.vb

Insert Field

## condition codes

 $N \leftarrow N;$   $Z \leftarrow Z;$   $V \leftarrow V;$   $C \leftarrow C;$ 

## exception

reserved operand

## opcodes

FO INSV

## **DESCRIPTION**

The field specified by the position, size, and base operands is replaced by bits size-1:0 of the source operand. If the size operand is 0, the instruction has no effect.

- 1 A reserved operand fault occurs if:
  - size GTRU 32
  - pos GTRU 31, size NEQ 0, and the field is contained in the registers
- **2** On a reserved operand fault, the field is unaffected, and the condition codes are UNPREDICTABLE.

**Control Instructions** 

# 9.6 Control Instructions

In most implementations of the VAX architecture, improved execution speed will result if the target of a control instruction is on an aligned longword boundary.

The following instructions are described in this section.

	Description and Opcode		Number of Instructions
1.	Add Compare ACB{B,W,L,F, index.mx, dis Compare is LI negative add.	7	
2.		Branch Less Than or Equal .rl, index.ml, displ.bb	1
3.		Branch Less Than .rl, index.ml, displ.bb	1
4.	Conditional Bi B{condition} c		12
	Condition	Name	_
	LSS	Less Than	
	LEQ	Less Than or Equal	
	EQL, EQLU	Equal, Equal Unsigned	
	NEQ, NEQU	Not Equal, Not Equal Unsigned	
	GEQ	GEQ Greater Than or Equal	
	GTR	Greater Than	
	LSSU, CS	Less Than Unsigned, Carry Set	
	LEQU	Less Than or Equal Unsigned	
	GEQU, CC	Greater Than or Equal Unsigned, Carry Clear	
	GTRU	Greater Than Unsigned	
	VS	Overflow Set	
	VC	Overflow Clear	
5.	Branch on Bit BB{S,C} pos.r {field.rv}	2	
6.	Branch on Bit		4
	BB{S,C}{S,C} {field.mv}	pos.rl, base.vb, displ.bb,	
7.	Branch on Bit BB{SS,CC}I po {field.mv}	2	

# **Control Instructions**

	Description and Opcode	Number of Instructions
8.	Branch on Low Bit BLB{S,C} src.rl, displ.bb	2
9.	Branch with $\{ Byte, Word \}$ Displacement $BR\{B,W\}$ displ.bx	2
10.	Branch to Subroutine with {Byte, Word} Displacement BSB{B,W} displ.bx, {-(SP).wl}	2
11.	Case CASE{B,W,L} selector.rx, base.rx, limit.rx, displ.bw-list	3
12.	Jump JMP dst.ab	1
13.	Jump to Subroutine JSB dst.ab, {-(SP).wl}	1
14.	Return from Subroutine RSB {(SP)+.rl}	1
15.	Subtract One and Branch Greater Than or Equal SOBGEQ index.ml, displ.bb	1
16.	Subtract One and Branch Greater Than SOBGTR index.ml, displ.bb	1

Control Instructions—ACB

# **ACB**

Add Compare and Branch<sup>1</sup>

## **FORMAT**

opcode limit.rx, add.rx, index.mx, displ.bw

#### condition codes

 $N \leftarrow \text{index LSS 0};$ 

 $Z \leftarrow \text{index EQL 0};$ 

V ← {integer overflow};

 $C \leftarrow C$ ;

## exceptions

integer overflow floating overflow floating underflow reserved operand

## opcodes

9D	ACBB	Add Compare and Branch Byte
3D	ACBW	Add Compare and Branch Word
F1	ACBL	Add Compare and Branch Long
4F	ACBF	Add Compare and Branch F_floating
4FFD	ACBG	Add Compare and Branch G_floating
6F	ACBD	Add Compare and Branch D_floating
6FFD	ACBH	Add Compare and Branch H_floating

**DESCRIPTION** The addend operand is added to the index operand and the index operand is replaced by the result. The index operand is compared with the limit operand. If the addend operand is positive (or 0) and the comparison is less than or equal to 0, or if the addend is negative and the comparison is greater than or equal to 0, the sign-extended branch displacement is added to PC, and PC is replaced by the result.

- 1 ACB efficiently implements the general FOR or DO loops in high-level languages, since the sense of the comparison between index and limit is dependent on the sign of the addend.
- 2 On integer overflow, the index operand is replaced by the low-order bits of the true result. Comparison and branch determination proceed normally on the updated index operand.
- 3 On floating underflow, if FU is clear, the index operand is replaced by 0, and comparison and branch determination proceed normally. A fault occurs if FU is set, and the index operand is unaffected.

<sup>&</sup>lt;sup>1</sup> Except for CLRD, MOVAD, and PUSHAD (which have the same opcodes as CLRQ, MOVAQ, and PUSHAQ, respectively), D\_floating and H\_floating instructions are not part of the MicroVAX architecture definition.

# Control Instructions—ACB

- **4** On floating overflow, the instruction takes a floating overflow fault and the index operand is unaffected.
- **5** On a reserved operand fault, the index operand is unaffected and condition codes are UNPREDICTABLE.
- **6** Except for the circumstance described in note 5, the C-bit is unaffected.

Control Instructions—AOBLEQ

# **AOBLEQ**

Add One and Branch Less Than or Equal

**FORMAT** 

opcode limit.rl, index.ml, displ.bb

condition codes

 $N \leftarrow \text{index LSS 0};$   $Z \leftarrow \text{index EQL 0};$ 

V ← {integer overflow};

C ← C;

exception

integer overflow

opcodes

F3 AOBLEQ

Add One and Branch Less Than or Equal

## DESCRIPTION

One is added to the index operand, and the index operand is replaced by the result. The index operand is compared with the limit operand. If the comparison is less than or equal to 0, the sign-extended branch displacement is added to PC, and PC is replaced by the result.

- 1 Integer overflow occurs if the index operand before addition is the largest positive integer. On overflow, the index operand is replaced by the largest negative integer, and the branch is taken.
- 2 The C-bit is unaffected.

Control Instructions—AOBLSS

# **AOBLSS**

Add One and Branch Less Than

**FORMAT** 

opcode limit.rl, index.ml, displ.bb

condition codes

 $N \leftarrow \text{index LSS 0};$   $Z \leftarrow \text{index EQL 0};$ 

V ← {integer overflow};

C ← C;

exception

integer overflow

opcodes

F2 AOBLSS

Add One and Branch Less Than

## **DESCRIPTION**

One is added to the index operand and the index operand is replaced by the result. The index operand is compared with the limit operand. If the comparison result is less than 0, the sign-extended branch displacement is added to PC, and PC is replaced by the result.

- 1 Integer overflow occurs if the index operand before addition is the largest positive integer. On overflow, the index operand is replaced by the largest negative integer, and thus (unless the limit operand is the largest negative integer), the branch is taken.
- **2** The C-bit is unaffected.

Control Instructions—B

В	Branch on (condition)			
FORMAT	opo	opcode displ.bb		
condition codes	N ← N; Z ← Z; V ← V; C ← C;			
exceptions	None	·.		
opcodes	14	{N OR Z} EQL 0	BGTR	Branch on Greater Than (signed)
	15	(N OR Z) EQL 1	BLEQ	Branch on Less Than or Equal (signed)
	12	Z EQL 0	BNEQ,	Branch on Not Equal (signed)
			BNEQU	Branch on Not Equal Unsigned
	13	Z EQL 1	BEQL,	Branch on Equal (signed)
			BEQLU	Branch on Equal Unsigned
	18	N EQL 0	BGEQ	Branch on Greater Than or Equal (signed)
	19	N EQL 1	BLSS	Branch on Less Than (signed)
	1A	(C OR Z) EQL 0	BGTRU	Branch on Greater Than Unsigned
	1B	{C OR Z} EQL 1	BLEQU	Branch Less Than or Equal Unsigned
	1C	V EQL 0	BVC	Branch on Overflow Clear
	1D	V EQL 1	BVS	Branch on Overflow Set
	1E	C EQL 0	BGEQU,	Branch on Greater Than or Equal Unsigned
			BCC	Branch on Carry Clear
	1F	C EQL 1	BLSSU,	Branch on Less Than Unsigned
			BCS	Branch on Carry Set

**DESCRIPTION** The condition codes are tested. If the condition indicated by the instruction is met, the sign-extended branch displacement is added to the PC, and PC is replaced by the result.

## Control Instructions—B

## NOTES

The VAX conditional branch instructions permit considerable flexibility in branching, but require care in choosing the correct branch instruction. The conditional branch instructions are best seen as three overlapping groups:

1 Overflow and Carry Group

BVS	V EQL 1
BVC	V EQL 0
BCS	C EQL 1
BCC	C EQL 0

These instructions are typically used to check for overflow (when overflow traps are not enabled), for multiprecision arithmetic, and for other special purposes.

2 Unsigned Group

```
BLSSU C EQL 1

BLEQU {C OR Z} EQL 1

BEQLU Z EQL 1

BNEQU Z EQL 0

BGEQU C EQL 0

BGTRU {C OR Z} EQL 0
```

These instructions typically follow integer and field instructions where the operands are treated as unsigned integers, address instructions, and character string instructions.

3 Signed Group

BLSS	N EQL 1
BLEQ	{N OR Z} EQL 1
BEQL	Z EQL 1
BNEQ	Z EQL 0
BGEQ	N EQL 0
BGTR	{N OR Z} EQL O

These instructions typically follow floating-point instructions, decimal string instructions, and integer and field instructions where the operands are being treated as signed integers.

Control Instructions—BB

ВВ	Branch on Bit		
FORMAT	opcode pos.rl, base.vb, displ.bb		
condition codes	$N \leftarrow N;$ $Z \leftarrow Z;$ $V \leftarrow V;$ $C \leftarrow C;$		
exception	reserved operand		
opcodes	EO BBS Branch on Bit Set E1 BBC Branch on Bit Clear		
DESCRIPTION	The single bit field specified by the position and base operands is tested. If it is in the test state indicated by the instruction, the sign-extended branch displacement is added to PC, and PC is replaced by the result.		
NOTES	1 A reserved operand fault occurs if <b>pos</b> GTRU 31 and the bit specified is contained in a register.		

**2** On a reserved operand fault, the condition codes are UNPREDICTABLE.

Control Instructions—BB

B	B

Branch on Bit (and modify without interlock)

### **FORMAT**

opcode pos.rl, base.vb, displ.bb

#### condition codes

 $Z \leftarrow Z;$   $V \leftarrow V;$  $C \leftarrow C;$ 

#### exception

reserved operand

#### opcodes

E2	BBSS	Branch on Bit Set and Set
E3	BBCS	Branch on Bit Clear and Set
E4	BBSC	Branch on Bit Set and Clear
E5	BBCC	Branch on Bit Clear and Clear

## DESCRIPTION

The single bit field specified by the position and base operands is tested. If it is in the test state indicated by the instruction, the sign-extended branch displacement is added to PC, and PC is replaced by the result. Regardless of whether the branch is taken or not, the tested bit is put in the new state as indicated by the instruction.

- 1 A reserved operand fault occurs if **pos** GTRU 31 and the bit is contained in a register.
- **2** On a reserved operand fault, the field is unaffected and the condition codes are UNPREDICTABLE.
- **3** The modification of the bit is not an interlocked operation. See BBSSI and BBCCI for interlocking instructions.

Control Instructions—BB


Branch on Bit Interlocked

#### **FORMAT**

opcode pos.rl, base.vb, displ.bb

#### condition codes

 $N \leftarrow N;$   $Z \leftarrow Z;$ 

 $V \leftarrow V$ ;

 $C \leftarrow C$ 

#### exception

reserved operand

#### opcodes

E6 BBSSI

Branch on Bit Set and Set Interlocked

E7 BBCCI

Branch on Bit Clear and Clear Interlocked

### DESCRIPTION

The single bit field specified by the position and base operands is tested. If it is in the test state indicated by the instruction, the sign-extended branch displacement is added to PC, and PC is replaced by the result. Regardless of whether the branch is taken or not, the tested bit is put in the new state as indicated by the instruction. If the bit is contained in memory, the reading of the state of the bit and the setting of the bit to the new state is an interlocked operation. No other processor or I/O device can do an interlocked access on this bit during the interlocked operation.

# NOTES

- 1 A reserved operand fault occurs if **pos** GTRU 31 and the specified bit is contained in a register.
- **2** On a reserved operand fault, the field is unaffected, and the condition codes are UNPREDICTABLE.
- **3** Except for memory interlocking, BBSSI is equivalent to BBSS, and BBCCI is equivalent to BBCC.
- **4** This instruction is designed to modify interlocks with other processors or devices. For example, to implement "busy waiting" :

1\$: BBSSI bit,base,1\$

Control Instructions—BLB

BLB

Branch on Low Bit

**FORMAT** 

opcode src.rl, displ.bb

condition codes

 $\begin{array}{ll} N & \leftarrow N; \\ Z & \leftarrow Z; \\ V & \leftarrow V; \\ C & \leftarrow C; \end{array}$ 

exceptions

None.

opcodes

E8 BLBS

Branch on Low Bit Set

E9 BLBC

Branch on Low Bit Clear

## **DESCRIPTION**

The low bit (bit 0) of the source operand is tested. If it is equal to the test state indicated by the instruction, the sign-extended branch displacement is added to PC, and PC is replaced by the result.

Control Instructions—BR

BR	Branch				
FORMAT	opcode displ.bx				
condition codes	$N \leftarrow N;$ $Z \leftarrow Z;$ $V \leftarrow V;$ $C \leftarrow C;$				
exceptions	None.				
opcodes	11 BRB 31 BRV	, ,			

**DESCRIPTION** The sign-extended branch displacement is added to PC, and PC is replaced

by the result.

Control Instructions—BSB

# **BSB**

Branch to Subroutine

#### **FORMAT**

opcode displ.bx

### condition codes

 $Z \leftarrow Z;$   $V \leftarrow V;$ C ← C;

## exceptions

None.

#### opcodes

10 **BSBB** Branch to Subroutine with Byte Displacement 30 **BSBW** Branch to Subroutine with Word Displacement

**DESCRIPTION** PC is pushed on the stack as a longword. The sign-extended branch displacement is added to PC, and PC is replaced by the result.

Control Instructions—CASE

# CASE

Case

#### **FORMAT**

opcode selector.rx, base.rx, limit.rx, displ[0].bw,..., displ[limit].bw

#### condition codes

 $N \leftarrow tmp LSS limit;$  $Z \leftarrow \text{tmp EQL limit;}$ ← 0;

← tmp LSSU limit;

#### exceptions

None.

#### opcodes

8F **CASEB** Case Byte AF **CASEW** Case Word CF **CASEL** Case Long

**DESCRIPTION** The base operand is subtracted from the selector operand, and the result replaces a temporary operand. The temporary operand is compared with the limit operand; if it is less than or equal unsigned, a branch displacement selected by the temporary value is added to PC, and PC is replaced by the result. Otherwise, twice the sum of the limit operand and 1 is added to PC, and PC is replaced by the result. This operation causes PC to be moved past the array of branch displacements. Regardless of the branch taken, the condition codes are modified as a result of the comparison of the temporary operand with the limit operand.

- After operand evaluation, PC points at **disp1**[0], not to the next instruction. The branch displacements are relative to the address of **disp1**[0].
- 2 The selector and base operands can both be considered as either signed or unsigned integers.

Control Instructions—JMP

**JMP** 

Jump

**FORMAT** 

opcode dst.ab

condition codes

 $\begin{array}{ll} N & \leftarrow N; \\ Z & \leftarrow Z; \\ V & \leftarrow V; \\ C & \leftarrow C; \end{array}$ 

exceptions

None.

17

opcodes

JMP

Jump

**DESCRIPTION** PC is replaced by the destination operand.

Control Instructions—JSB

**JSB** 

Jump to Subroutine

**FORMAT** 

opcode dst.ab

condition codes

 $N \leftarrow N;$ 

 $Z \leftarrow Z;$  $V \leftarrow V;$ 

 $C \leftarrow C;$ 

exceptions

None.

opcodes

16 JSB

Jump to Subroutine

**DESCRIPTION** 

PC is pushed on the stack as a longword. PC is replaced by the destination operand.

NOTE

Since the operand specifier conventions cause the evaluation of the destination operand before saving PC, JSB can be used for coroutine calls with the stack used for linkage. The form of this call is:

JSB @(SP)+

Control Instructions—RSB

**RSB** 

Return from Subroutine

**FORMAT** 

opcode

condition codes

 $N \leftarrow N$ ;  $Z \leftarrow Z;$   $V \leftarrow V;$  $C \leftarrow C$ ;

exceptions

None.

opcodes

05 **RSB**  Return From Subroutine

**DESCRIPTION** PC is replaced by a longword popped from the stack.

- 1 RSB is used to return from subroutines called by the BSBB, BSBW, and JSB instructions.
- **2** RSB is equivalent to JMP @(SP)+, but is one byte shorter.

Control Instructions—SOBGEQ

# **SOBGEQ**

Subtract One and Branch Greater Than or Equal

**FORMAT** 

opcode index.ml, displ.bb

condition codes

 $N \leftarrow index LSS 0;$ 

 $Z \leftarrow index EQL 0;$ 

 $V \leftarrow \{\text{integer overflow}\};$ 

 $C \leftarrow C$ ;

exception

integer overflow

opcodes

F4 SOBGEQ

Subtract One and Branch Greater Than or Equal

#### **DESCRIPTION**

One is subtracted from the index operand, and the index operand is replaced by the result. If the index operand is greater than or equal to 0, the sign-extended branch displacement is added to PC, and PC is replaced by the result.

- 1 Integer overflow occurs if the index operand before subtraction is the largest negative integer. On overflow, the index operand is replaced by the largest positive integer; therefore, the branch is taken.
- 2 The C-bit is unaffected.

Control Instructions—SOBGTR

# SOBGTR

Subtract One and Branch Greater Than

**FORMAT** 

opcode index.ml, displ.bb

condition codes

 $N \leftarrow \text{index LSS 0};$   $Z \leftarrow \text{index EQL 0};$ 

V ← {integer overflow};

 $C \leftarrow C$ ;

exception

integer overflow

opcodes

F5 SOBGTR

Subtract One and Branch Greater Than

### **DESCRIPTION**

One is subtracted from the index operand and the index operand is replaced by the result. If the index operand is greater than 0, the sign-extended branch displacement is added to PC, and PC is replaced by the result.

- 1 Integer overflow occurs if the index operand before subtraction is the largest negative integer. On overflow, the index operand is replaced by the largest positive integer, and thus the branch is taken.
- **2** The C-bit is unaffected.

**Procedure Call Instructions** 

### 9.7 Procedure Call Instructions

Three instructions are used to implement a standard procedure calling interface. Two instructions implement the CALL to the procedure; the third implements the matching RETURN. Refer to the VAX Procedure Calling and Condition Handling Standard in the *Introduction to VAX/VMS System Routines* for the procedure calling standard.

The CALLG instruction calls a procedure with the argument list actuals in an arbitrary location. The CALLS instruction calls a procedure with the argument list actuals on the stack. Upon return after a CALLS instruction, this list is automatically removed from the stack. Both call instructions specify the address of the entry point of the procedure being called. The entry point is assumed to consist of a word called the *entry mask* followed by the procedure's instructions. The procedure terminates by executing a RET instruction.

The entry mask specifies the register use and overflow enables of the subprocedure.

1	1	1	1	1		
5	4	3	2	1		0
+	+ - ·	+		<del>-</del>		+
D	I	M	3Z	1	REGISTERS	- 1
I V	V					İ
+	+	+		<del>-</del>		+

On CALL, the stack is aligned to a longword boundary and the trap enables in the PSW are set to a known state to ensure consistent behavior of the called procedure. Integer overflow enable and decimal overflow enable are affected according to bits 14 and 15 of the entry mask, respectively. Floating underflow enable is cleared. Registers R11 through R0, specified by bits 11 through 0, respectively, are saved on the stack and are restored by the RET instruction. In addition, PC, SP, FP, and AP are always preserved by the CALL instructions and restored by the RET instruction.

All external procedure calls generated by standard DIGITAL language processors, and all intermodule calls to major VAX software subsystems, comply with the procedure calling software standard (see the VAX Procedure Calling and Condition Handling Standard in the *Introduction to VAX/VMS System Routines*). The procedure calling standard requires that all registers in the range R2 through R11 used in the procedure must appear in the mask. R0 and R1 are not preserved by any called procedure that complies with the procedure calling standard.

In order to preserve the state, the CALL instructions form a structure on the stack termed a *call frame* or *stack frame*. The call frame contains the saved registers, the saved PSW, the register save mask, and several control bits. The frame also includes a longword which the CALL instructions clear; this longword is used to implement the VAX/VMS condition handling facility (see the VAX Procedure Calling and Condition Handling Standard in the *Introduction to VAX/VMS System Routines*). At the end of execution of the CALL instruction, FP contains the address of the stack frame. The RET instruction uses the contents of FP to find the stack frame and the restore state. The condition handling facility assumes that FP always points to the stack frame.

#### **Procedure Call Instructions**

The stack frame has the following format:

+	+	
1	condition handler (initially 0)	: (FP)
SP	PA S 0  mask<11:0>   saved PSW<15:5>   0	
ĺ	saved AP	
ĺ	saved FP	
ĺ	saved PC	
İ	saved RO ()	
+	·	
	· · · · · · · · · · · · · · · · · · ·	
ļ	saved R11 ()	
+	(O to 3 bytes specified by SPA, Stack Pointer Alignment)	

S = set if CALLS; clear if CALLG.

Note that the saved condition codes and the saved trace enable (PSW <T>) are cleared.

The contents of the frame PSW <3:0> at the time RET is executed will become the condition codes resulting from the execution of the procedure. Similarly, the content of the frame PSW <4> at the time the RET is executed will become the PSW <T> bit.

The following instructions are described in this section.

	Description and Opcode	Number of Instructions
1.	Call Procedure with General Argument List CALLG arglist.ab, dst.ab, {-(SP).w*}	1
2.	Call Procedure with Stack Argument List CALLS numarg.rl, dst.ab, {-(SP).w*}	1
3.	Return from Procedure RET {(SP)+.r*}	1

Procedure Call Instructions—CALLG

# CALLG

Call Procedure With General Argument List

**FORMAT** 

opcode arglist.ab, dst.ab

condition codes

 $\begin{array}{ccc} N & \leftarrow & 0; \\ Z & \leftarrow & 0; \end{array}$ 

 $Z \leftarrow 0;$   $V \leftarrow 0;$ 

C ← 0;

exception

reserved operand

opcodes

FA CALLG

Call Procedure with General Argument List

#### DESCRIPTION

SP is saved in a temporary. Bits 1:0 are replaced by 0, so that the stack is longword aligned. The procedure entry mask is scanned from bit 11 to bit 0, and the contents of registers whose numbers correspond to set bits in the mask are pushed on the stack as longwords. PC, FP, and AP are pushed on the stack as longwords. The condition codes are cleared. A longword containing the saved two low bits of SP in bits 31:30, a 0 in bits 29 and 28, the low 12 bits of the procedure entry mask in bits 27:16, and the PSW in bits 15:0 with T cleared are pushed on the stack. A longword 0 is pushed on the stack. FP is replaced by SP. AP is replaced by the arglist operand. The trap enables in the PSW are set to a known state. Integer overflow and decimal overflow are affected according to bits 14 and 15 of the entry mask, respectively; floating underflow is cleared. The T-bit is unaffected. PC is replaced by the sum of destination operand plus 2, which transfers control to the called procedure at the byte beyond the entry mask.



(0 to 3 bytes specified by SPA)

Procedure Call Instructions—CALLG

#### NOTES

- 1 If bits 13:12 of the entry mask are not 0, a reserved operand fault occurs.
- **2** On a reserved operand fault, condition codes are UNPREDICTABLE.
- **3** The procedure calling standard and the condition handling facility require the following register saving conventions:
  - R0 and R1 are always available for function return values and are never saved in the entry mask.
  - All registers R2 through R11 that are modified in the called procedure must be preserved in the mask.

Refer to the VAX Procedure Calling and Condition Handling Standard in the *Introduction to VAX/VMS System Routines*.

Procedure Call Instructions—CALLS

# CALLS

Call Procedure with Stack Argument List

**FORMAT** 

opcode numarg.rl, dst.ab

condition codes

 $N \leftarrow 0;$   $Z \leftarrow 0;$ 

 $V \leftarrow 0;$ 

 $C \leftarrow 0;$ 

exception

reserved operand


opcodes

B CALLS

Call Procedure with Stack Argument List

#### DESCRIPTION

The numarg operand is pushed on the stack as a longword (byte 0 contains the number of arguments; the high-order 24 bits are used by DIGITAL software). SP is saved in a temporary and then bits 1:0 of SP are replaced by 0 so that the stack is longword aligned. The procedure entry mask is scanned from bit 11 to bit 0, and the contents of registers whose numbers correspond to set bits in the mask are pushed on the stack. PC, FP, and AP are pushed on the stack as longwords. The condition codes are cleared. A longword containing the saved two low bits of SP in bits 31:30, a 1 in bit 29, a 0 in bit 28, the low 12 bits of the procedure entry mask in bits 27:16, and the PSW in bits 15:0 with T cleared is pushed on the stack. A longword 0 is pushed on the stack. FP is replaced by SP. AP is set to the value of the stack pointer after the numarg operand was pushed on the stack. The trap enables in the PSW are set to a known state. Integer overflow and decimal overflow are affected according to bits 14 and 15 of the entry mask, respectively. Floating underflow is cleared. T-bit is unaffected. PC is replaced by the sum of destination operand plus 2, which transfers control to the called procedure at the byte beyond the entry mask. The appearance of the stack after CALLS is executed is:



Procedure Call Instructions—CALLS

#### NOTES

- 1 If bits 13:12 of the entry mask are not 0, a reserved operand fault occurs.
- 2 On a reserved operand fault, the condition codes are UNPREDICTABLE.
- **3** Normal use is to push the **arglist** onto the stack in reverse order prior to the CALLS. On return, the **arglist** is removed from the stack automatically.
- **4** The procedure calling standard and the condition handling facility require the following register saving conventions:
  - R0 and R1 are always available for function return values and are never saved in the entry mask.
  - All registers R2 through R11 that are modified in the called procedure must be preserved in the entry mask.

Refer to the VAX Procedure Calling and Condition Handling Standard in the *Introduction to VAX/VMS System Routines*.

Procedure Call Instructions—RET

# RET

Return from Procedure

#### **FORMAT**

opcode

#### condition codes

 $N \leftarrow tmp1 < 3>; Z \leftarrow tmp1 < 2>; V \leftarrow tmp1 < 1>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0>; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tmp1 < 0; C \leftarrow tm$ 

#### exception

reserved operand

#### opcodes

04 RET

Return from Procedure

#### DESCRIPTION

SP is replaced by FP plus 4. A longword containing stack alignment bits in bits 31:30, a CALLS/CALLG flag in bit 29, the low 12 bits of the procedure entry mask in bits 27:16, and a saved PSW in bits 15:0 is popped from the stack and saved in a temporary. PC, FP, and AP are replaced by longwords popped from the stack. A register restore mask is formed from bits 27:16 of the temporary. Scanning from bit 0 to bit 11 of the restore mask, the contents of registers whose numbers are indicated by set bits in the mask are replaced by longwords popped from the stack. SP is incremented by 31:30 of the temporary. PSW is replaced by bits 15:0 of the temporary. If bit 29 in the temporary is 1 (indicating that the procedure was called by CALLS), a longword containing the number of arguments is popped from the stack. Four times the unsigned value of the low byte of this longword is added to SP, and SP is replaced by the result.

- **1** A reserved operand fault occurs if **tmp1** <15:8> NEQ 0.
- 2 On a reserved operand fault, the condition codes are UNPREDICTABLE.
- **3** The value of tmp1 < 28 > is ignored.
- **4** The procedure calling standard and condition handling facility assume that procedures which return a function value or a status code do so in R0, or R0 and R1. Refer to the VAX Procedure Calling and Condition Handling Standard in the *Introduction to VAX/VMS System Routines*.

Miscellaneous Instructions

# 9.8 Miscellaneous Instructions

The following instructions are described in this section.

	Description and Opcode	Number of Instructions
1.	Bit Clear PSW BICPSW mask.rw	1
2.	Bit Set PSW BISPSW mask.rw	1
3.	Breakpoint Fault BPT {-(KSP).w*}	1
4.	Halt HALT {-(KSP).w+}	1
5.	Index INDEX subscript.rl, low.rl, high.rl, size.rl, indexin.rl, indexout.wl	1
6.	Move from PSL MOVPSL dst.wl	1
7.	No Operation NOP	1
8.	Pop Registers POPR mask.rw, {(SP)+.r*}	1
9.	Push Registers PUSHR mask.rw, {-(SP).w*}	1
10.	Extended Function Call XFC (unspecified operands)	1

Miscellaneous Instructions—BICPSW

# **BICPSW**

Bit Clear PSW

**FORMAT** 

opcode mask.rw

condition codes

 $\begin{array}{ll} N & \leftarrow N \text{ AND } \{ \text{NOT mask} < 3 > \}; \\ Z & \leftarrow Z \text{ AND } \{ \text{NOT mask} < 2 > \}; \\ V & \leftarrow V \text{ AND } \{ \text{NOT mask} < 1 > \}; \\ C & \leftarrow C \text{ AND } \{ \text{NOT mask} < 0 > \}; \end{array}$ 

exception

reserved operand

opcodes

B9 BICPSW

Bit Clear PSW

**DESCRIPTION** 

The result of the logical AND on PSW and the one's complement of the mask operand replaces PSW.

NOTE

A reserved operand fault occurs if mask < 15:8 > is not 0. On a reserved operand fault, the PSW is not affected.

Miscellaneous Instructions—BISPSW

**BISPSW** 

Bit Set PSW

**FORMAT** 

opcode mask.rw

condition codes

 $N \leftarrow N OR mask < 3>$ ;  $Z \leftarrow Z OR mask < 2 >$ ;

 $V \leftarrow V OR mask <1>;$  $C \leftarrow C OR mask < 0 >$ ;

exception

reserved operand

opcodes

**B8 BISPSW**  Bit Set PSW

**DESCRIPTION** The result of the logical OR on PSW and the mask operand replaces PSW.

NOTE

A reserved operand fault occurs if mask <15:8> is not 0. On a reserved operand fault, the PSW is not affected.

Miscellaneous Instructions—BPT

ВРТ	Breakpoint Fault			
FORMAT	opcode			
condition codes	N $\leftarrow$ 0; ! Condition codes cleared after BPT fault Z $\leftarrow$ 0; V $\leftarrow$ 0; C $\leftarrow$ 0;			
exceptions	None.			
opcodes	O3 BPT Breakpoint Fault			

**DESCRIPTION** In order to understand the operation of this instruction, it is necessary to read Chapter 6 of the *VAX-11 Architecture Reference Manual*. This instruction is used, together with the T-bit, to implement debugging facilities.

Miscellaneous Instructions—HALT

# HALT

Halt

### **FORMAT**

## opcode

#### condition codes

 $N \leftarrow 0$ ; ! If privileged instruction fault,  $Z \leftarrow 0$ ;! condition codes are cleared after  $V \leftarrow 0$ ; ! the fault. PSL saved on stack

 $C \leftarrow 0$ ; ! contains condition codes prior to HALT.

 $N \leftarrow N$ ; ! If processor halt

 $Z \leftarrow Z$ ;

 $V \leftarrow V$ ; C ← C;

00

#### exception

privileged instruction

### opcodes

HALT

Halt

**DESCRIPTION** In order to understand the operation of this instruction, it is necessary to read Chapter 6 of the VAX-11 Architecture Reference Manual. If the process is running in kernel mode, the processor is halted. Otherwise, a privileged instruction fault occurs.

#### NOTE

This opcode is 0 to trap many branches to data.

Miscellaneous Instructions—INDEX

# INDEX

Compute Index

## **FORMAT**

opcode subscript.rl, low.rl, high.rl, size.rl, indexin.rl, indexout.wl

#### condition codes

 $N \leftarrow \text{indexout LSS 0};$  $Z \leftarrow \text{indexout EQL 0};$ 

 $V \leftarrow 0;$   $C \leftarrow 0;$ 

#### exception

subscript range

#### opcodes

OA INDEX

index

### DESCRIPTION

The **indexin** operand is added to the **subscript** operand and the sum multiplied by the **size** operand. The **indexout** operand is replaced by the result. If the **subscript** operand is less than the **low** operand or greater than the **high** operand, a subscript range trap is taken.

- 1 No arithmetic exception other than subscript range can result from this instruction. Thus, no indication is given if overflow occurs in either the add or the multiply steps. If overflow occurs on the add step, the sum is the low-order 32 bits of the true result. If overflow occurs on the multiply step, the **indexout** operand is replaced by the low-order 32 bits of the true product of the sum and the **subscript** operand. In the normal use of this instruction, overflow cannot occur without a subscript range trap occurring.
- 2 The index instruction is useful in index calculations for arrays of the fixed-length data types (integer and floating) and for index calculations for arrays of bit fields, character strings, and decimal strings. The indexin operand permits cascading INDEX instructions for multidimensional arrays. For one-dimensional bit field arrays, it also permits introduction of the constant portion of an index calculation that is not readily absorbed by address arithmetic. The following notes show some of the uses of INDEX.

#### Miscellaneous Instructions—INDEX

**3** The following example shows a sequence of COBOL statements, and the VAX MACRO code their compilation might generate.

**4** The following example shows a sequence of PL/I statements, and the VAX MACRO code their compilation might generate.

```
PL/I:
DCL A(-3:10) BIT (5);
A(I) = 1;

MACRO:
INDEX I, #-3, #10, #5, #3, R0
INSV #1, R0, #5, A; Assumes A is byte aligned
```

**5** The following example shows a sequence of FORTRAN statements and the VAX MACRO code their compilation might generate.

```
FORTRAN:

INTEGER*4 A(L1:U1, L2:U2), I, J

A(I,J) = 1

MACRO:

INDEX J, #L2, #U2, #M1, #O, RO; M1=U1-L1+1

INDEX I, #L1, #U1, #1, RO, RO;

MOVL #1, A-a[RO]; a = {{L2*M1} + L1} *4
```

Miscellaneous Instructions—MOVPSL

**MOVPSL** 

Move from PSL

**FORMAT** 

opcode dst.wl

condition codes

 $\begin{array}{ccc} N & \leftarrow & N; \\ Z & \leftarrow & Z; \\ V & \leftarrow & V; \end{array}$ 

C ← C;

exceptions

None.

opcodes

DC MOVPSL

Move from PSL

**DESCRIPTION** 

The destination operand is replaced by PSL (see Chapter 6 of the VAX-11 Architecture Reference Manual).

Miscellaneous Instructions—NOP

NOP

No Operation

**FORMAT** 

opcode

condition codes

 $\begin{array}{ll} N & \leftarrow N; \\ Z & \leftarrow Z; \\ V & \leftarrow V; \\ C & \leftarrow C; \end{array}$ 

exceptions

None.

opcodes

01 NOP

No Operation

**DESCRIPTION** No operation is performed.

Miscellaneous Instructions—POPR

POPR	Pop Registers			
FORMAT	opcode mask.rw			
condition codes	$N \leftarrow N;$ $Z \leftarrow Z;$ $V \leftarrow V;$ $C \leftarrow C;$			
exceptions	None.			
opcodes	BA POPR Pop Registers			

**DESCRIPTION** The contents of registers whose numbers correspond to set bits in the mask operand are replaced by longwords popped from the stack. R[n] is replaced if mask < n > is set. The mask is scanned from bit 0 to bit 14. Bit 15 is ignored.

Miscellaneous Instructions—PUSHR

# **PUSHR**

**Push Registers** 

**FORMAT** 

opcode mask.rw

condition codes

 $N \leftarrow N;$   $Z \leftarrow Z;$   $V \leftarrow V;$   $C \leftarrow C;$ 

exceptions

None.

opcodes

BB PUSHR

**Push Registers** 

#### DESCRIPTION

The contents of registers whose numbers correspond to set bits in the mask operand are pushed on the stack as longwords. R[n] is pushed if mask < n > is set. The mask is scanned from bit 14 to bit 0. Bit 15 is ignored.

#### NOTE

The order of pushing is specified so that the contents of higher-numbered registers are stored at higher memory addresses. This results in, for example, a double-floating datum stored in adjacent registers being stored by PUSHR in memory in the correct order.

Miscellaneous Instructions—XFC

XFC	Extended Function Call				
FORMAT	opo	code			
condition codes	N ← Z ← V ← C ←	- 0; - 0;			
exceptions	None	2.			
opcodes	FC	XFC	Extended Function Call		

**DESCRIPTION** In order to understand the operation of this instruction, it is necessary to read Chapter 6 of the *VAX-11 Architecture Reference Manual*. This instruction provides for customer-defined extensions to the instruction set.

Queue Instructions

## 9.9 Queue Instructions

A queue is a circular, doubly linked list. A queue entry is specified by its address. Each queue entry is linked to the next by a pair of longwords. The first longword is the forward link; it specifies the location of the succeeding entry. The second longword is the backward link; it specifies the location of the preceding entry. Because a queue contains redundant links, it is possible to create ill-formed queues. The VAX instructions produce UNPREDICTABLE results when used on ill-formed queues.

A queue is classified by the type of link that it uses. The VAX supports two distinct types of links: absolute and self-relative.

## 9.9.1 Absolute Queues

Absolute queues use absolute addresses as links. Queue entries are linked by a pair of longwords. The first (lowest-addressed) longword is the forward link; it is the address of the succeeding queue entry. The second (highest-addressed) longword is the backward link; it is the address of the preceding queue entry.

A queue is specified by a queue header, which is identical to a pair of queue linkage longwords. The forward link of the header is the address of the entry called the *head* of the queue. The backward link of the header is the address of the entry termed the *tail* of the queue. The forward link of the tail points to the header.

Two general operations can be performed on queues: insertion of entries and removal of entries. Generally, entries can be inserted or removed only at the head or tail of a queue. (Under certain restrictions they can be inserted or removed elsewhere; this is discussed later.)

The following text contains examples of queue operations. An empty queue is specified by its header at address H.



If an entry at address B is inserted into an empty queue (at either the head or the tail), the queue appears as follows:




Queue Instructions

3	0	
Н	1	:B
Н	Ī	:B+4
3	0	

If an entry at address A is inserted at the head of the queue, the queue is as shown:

3 1		0	
	A		: H
!	В		:H+4
3 1		0	
3 1		0	
	В	į	: A
İ	н	i	: A+4
3 1		0	
3 1		0	
1	н	ĺ	: B
i	A	İ	:B+4
3		0	

Finally, if an entry at address C is inserted at the tail, the queue appears as follows:



#### Queue Instructions

3		
1		0
+		+
1	C	:B
+		
!	A	:B+4
3		
1		0
_		
3		
. 1		0
1	Н	1 . 0
+	n	:C
i	В	:C+4
+		+
3		0
1		•

Following the preceding steps in reverse order gives the effect of removal at the tail and removal at the head.

If more than one process can perform operations on a queue simultaneously, insertions and removals should only be done at the head or tail of the queue. If only one process (or one process at a time) can perform operations on a queue, insertions and removals can be made at other than the head or tail of the queue. In the preceding example with the queue containing entries A,B, and C, the entry at address B can be removed, giving:

3		0	
+I	Α	+ 	: H
1	С	i	: H+4
3		0	
3 1		0	
	С	+	: A
!	Н		: A+4
3		0	
3 1		0	
!	Н		: C
	A		:C+4
3		0	

The reason for this restriction is that operations at the head or tail are always valid because the queue header is always present; operations elsewhere in the queue depend on specific entries being present and may become invalid if another process is simultaneously performing operations on the queue.

Queue Instructions

Two instructions are provided for manipulating absolute queues: INSQUE and REMQUE. INSQUE inserts an entry specified by an entry operand into the queue following the entry specified by the predecessor operand. REMQUE removes the entry specified by the entry operand. Queue entries can be on arbitrary byte boundaries. Both INSQUE and REMQUE are implemented as noninterruptible instructions.

## 9.9.2 Self-relative Queues


Self-relative queues use displacements from queue entries as links. Queue entries are linked by a pair of longwords. The first (lowest addressed) longword is the forward link; it is the displacement of the succeeding queue entry from the present entry. The second (highest-addressed)longword is the backward link; it is the displacement of the preceding queue entry from the present entry.

A queue is specified by a queue header, which also consists of two longword links. The forward link of the header is the address of the entry called the *head* of the queue. The backward link of the header is the address of the entry termed the *tail* of the queue. The forward link of the tail points to the header.

The following text contains examples of queue operations. An empty queue is specified by its header at address H. Since the queue is empty, the self-relative links must be 0, as shown.



If an entry at address B is inserted into an empty queue (at either the head or tail), the queue appears as follows:



If an entry at address A is inserted at the head of the queue, the queue appears as follows:

## Queue Instructions

3	•		
1		0	
	А - Н		: H
	В - Н	ļ	: H+4
3		0	
3			
+		0	
	B - A		: A
1	Н - А	j	: A+4
3		0	
3 1		0	
!	Н - В	+	:B
	A - B		:B+4
3		0	

Finally, if an entry at address C is inserted at the tail, the queue appears as follows:

3 1		0	
A	- н	i	: H
*	- н	i	: H+4
3		0	
3		•	
1		0	
B	- A	1	: A
Н	- A	1	: A+4
3		0	
3			
1		0	
į c	- B		:B
I A	- B	İ	:B+4
3		0	
3			
1		0	
l H	- c	- +	: C
l B	- c		:C+4
3		0	

### Queue Instructions

Following the previous steps in reverse order gives the effect of removal at the tail and removal at the head.

Thus, four operations can be performed on self-relative queues:

- 1 Insert at head.
- 2 Insert at tail.
- **3** Remove from head.
- 4 Remove from tail.

Furthermore, these operations are interlocked to allow cooperating processes in a multiprocessor system to access a shared list without additional synchronization. Queue entries must be quadword aligned. A hardware-supported interlocked memory access mechanism is used to read the queue header. Bit 0 of the queue header is used as a secondary interlock; it is set when the queue is being accessed. If an interlocked queue instruction encounters the secondary interlock set, it terminates after setting the condition codes to indicate failure to gain access to the queue. If the secondary interlock bit is not set, then the interlocked queue instruction sets it during its operation and clears it at instruction completion. In this way, other interlocked queue instructions are prevented from operating on the same queue.

# 9.9.3 Instruction Descriptions

The following instructions are described in this section.

	Description and Opcode	Number of Instructions
1.	Insert Entry into Queue at Head, Interlocked INSQHI entry.ab, header.aq	1
2.	Insert Entry into Queue at Tail, Interlocked INSQTI entry.ab, header.aq	1
3.	Insert Entry in Queue INSQUE entry.ab, pred.ab	1
4.	Remove Entry from Queue at Head, Interlocked REMQHI header.aq, addr.wl	1
5.	Remove Entry from Queue at Tail, Interlocked REMQTI header.aq, addr.wl	1
6.	Remove Entry from Queue REMQUE entry.ab, addr.wl	1

Queue Instructions—INSQHI

# INSQHI

Insert Entry into Queue at Head, Interlocked

## **FORMAT**

opcode entry.ab, header.aq

### condition codes

### exception

reserved operand

### opcodes

5C INSQHI

Insert Entry into Queue at Head, Interlocked

## DESCRIPTION

The entry specified by the entry operand is inserted into the queue following the header. If the entry inserted was the first one in the queue, the condition code Z-bit is set; otherwise it is cleared. The insertion is a noninterruptible operation. The insertion is interlocked to prevent concurrent interlocked insertions or removals at the head or tail of the same queue by another process even in a multiprocessor environment. Before performing any part of the operation, the processor validates that the entire operation can be completed. This method ensures that if a memory management exception occurs (see Chapters 5 and 6 of the VAX-11 Architecture Reference Manual), the queue is left in a consistent state. If the instruction fails to acquire the secondary interlock, the instruction sets condition codes and terminates.

- **1** Because the insertion is noninterruptible, processes running in kernel mode can share queues with interrupt service routines (see Chapters 5, 6, and 7 of the VAX-11 Architecture Reference Manual).
- **2** The INSQHI, INSQTI, REMQHI, and REMQTI instructions are implemented such that cooperating software processes in a multiprocessor may access a shared list without additional synchronization.

Queue Instructions—INSQHI

**3** To set a software interlock realized with a queue, the following can be used:

```
INSERT:

    INSQHI ... ; Was queue empty?
    BEQL 1$ ; Yes
    BCS INSERT ; Try inserting again
    CALL WAIT(...) ; No, wait

1$:
```

- **4** During access validation, any access that cannot be completed results in a memory management exception even though the queue insertion is not started.
- **5** A reserved operand fault occurs if **entry** or **header** is an address that is not quadword aligned (that is, <2:0> NEQU 0) or if **header** <2:1> is not 0. A reserved operand fault also occurs if **header** equals **entry**. In this case, the queue is not altered.

Queue Instructions—INSQTI

# INSQTI

Insert Entry into Queue at Tail, Interlocked

## **FORMAT**

opcode entry.ab, header.aq

### condition codes

### exception

reserved operand

## opcodes

5D INSQTI

Insert Entry into Queue at Tail, Interlocked

## **DESCRIPTION**

The entry specified by the entry operand is inserted into the queue preceding the header. If the entry inserted was the first one in the queue, the condition code Z-bit is set; otherwise it is cleared. The insertion is a noninterruptible operation. The insertion is interlocked to prevent concurrent interlocked insertions or removals at the head or tail of the same queue by another process even in a multiprocessor environment. Before performing any part of the operation, the processor validates that the entire operation can be completed. This method ensures that if a memory management exception occurs (see Chapters 5 and 6 of the VAX-11 Architecture Reference Manual), the queue is left in a consistent state. If the instruction fails to acquire the secondary interlock, the instruction sets condition codes and terminates.

- **1** Because the insertion is noninterruptible, processes running in kernel mode can share queues with interrupt service routines (see Chapters 5, 6, and 7 of the VAX-11 Architecture Reference Manual).
- **2** The INSQHI, INSQTI, REMQHI, and REMQTI instructions are implemented such that cooperating software processes in a multiprocessor may access a shared list without additional synchronization.

Queue Instructions—INSQTI

**3** To set a software interlock realized with a queue, the following can be used:

```
INSERT:

INSQHI ... ; Was queue empty?

BEQL 1$ ; Yes

BCS INSERT ; Try inserting again

CALL WAIT(...) ; No, wait

1$:
```

- **4** During access validation, any access that cannot be completed results in a memory management exception even though the queue insertion is not started.
- **5** A reserved operand fault occurs if **entry**, **header**, or (**header**+4) is an address that is not quadword aligned (that is, <2:0> NEQU 0) or if **header** <2:1> is not 0. A reserved operand fault also occurs if **header** equals **entry**. In this case, the queue is not altered.

Queue Instructions—INSQUE

# INSQUE

Insert Entry in Queue

## **FORMAT**

opcode entry.ab, pred.ab

### condition codes

 $N \leftarrow \text{(entry) LSS (entry+4)};$ 

 $Z \leftarrow (entry) EQL (entry+4)$ ; ! First entry in queue

V ← 0;

 $C \leftarrow (entry) LSSU (entry+4);$ 

### exceptions

None.

## opcodes

OE INSQUE

Insert Entry in Queue

### DESCRIPTION

The entry specified by the entry operand is inserted into the queue following the entry specified by the predecessor operand. If the entry inserted was the first one in the queue, the condition code Z-bit is set; otherwise it is cleared. The insertion is a noninterruptible operation. Before performing any part of the operation, the processor validates that the entire operation can be completed. This method ensures that if a memory management exception occurs (see Chapters 5 and 6 of the VAX-11 Architecture Reference Manual), the queue is left in a consistent state.

## NOTES

- **1** Three types of insertion can be performed by appropriate choice of the predecessor operand:
  - Insert at head:

```
INSQUE entry, h ; h is queue head
```

Insert at tail:

```
INSQUE entry, Ch+4 ; h is queue head (Note "C" in this case only)
```

• Insert after arbitrary predecessor:

```
INSQUE entry,p ; p is predecessor
```

- **2** Because the insertion is noninterruptible, processes running in kernel mode can share queues with interrupt service routines (see Chapters 5, 6, and 7 of the VAX-11 Architecture Reference Manual).
- **3** The INSQUE and REMQUE instructions are implemented such that cooperating software processes in a single processor may access a shared list without additional synchronization, if the insertions and removals are only at the head or tail of the queue.

Queue Instructions—INSQUE

**4** To set a software interlock realized with a queue, the following can be used:

```
INSQUE ... ; Was queue empty?
BEQL 1$ ; Yes
CALL WAIT(...) ; No, wait
```

1\$:

**5** During access validation, any access that cannot be completed results in a memory management exception, even though the queue insertion is not started

Queue Instructions—REMQHI

# REMOHI

Remove Entry from Queue at Head, Interlocked

## **FORMAT**

opcode header.aq, addr.wl

### condition codes

```
if {removal succeeded} then
    begin
    N <- 0;
    Z <- (header) EQL 0; ! Queue empty after removal
    V <- {queue empty before this instruction};
    C <- 0;
    end;
else

begin
    N <- 0;
    Z <- 0;
    V <- 1;
    C <- 1; ! Did not remove anything
    C <- 1; ! Secondary interlock failed
end;</pre>
```

## exception

reserved operand

### opcodes

E REMQHI

Remove Entry from Queue at Head, Interlocked

## DESCRIPTION

If the secondary interlock is clear, the queue entry following the header is removed from the queue and the address operand is replaced by the address of the entry removed. If the queue was empty prior to this instruction, or if the secondary interlock failed, the condition code V-bit is set; otherwise it is cleared.

If the interlock succeeded and the queue is empty at the end of this instruction, the condition code Z-bit is set; otherwise it is cleared. The removal is interlocked to prevent concurrent interlocked insertions or removals at the head or tail of the same queue by another process even in a multiprocessor environment. The removal is a noninterruptible operation. Before performing any part of the operation, the processor validates that the entire operation can be completed. This ensures that if a memory management exception occurs (see Chapters 5 and 6 of the VAX-11 Architecture Reference Manual), the queue is left in a consistent state. If the instruction fails to acquire the secondary interlock, the instruction sets condition codes and terminates without altering the queue.

- 1 Because the removal is noninterruptible, processes running in kernel mode can share queues with interrupt service routines (see Chapters 5, 6, and 7 of the VAX-11 Architecture Reference Manual).
- **2** The INSQHI, INSQTI, REMQHI, and REMQTI instructions are implemented such that cooperating software processes in a multiprocessor may access a shared list without additional synchronization.

### Queue Instructions—REMQHI

3 To release a software interlock realized with a queue, the following can be used:

```
1$: REMQHI ... ; Removed last?
BEQL 2$ ; Yes
BCS 1$ ; Try removing again
CALL ACTIVATE(...) ; Activate other waiters
2$:
```

**4** To remove entries until the queue is empty, the following can be used:

```
1$: REMQHI ... ; Anything removed?
BVS 2$ ; No

process removed entry
BR 1$ ;

2$ BCS 1$ ; Try removing again queue empty
```

- **5** During access validation, any access that cannot be completed results in a memory management exception, even though the queue removal is not started.
- 6 A reserved operand fault occurs if header or (header + (header)) is an address that is not quadword aligned (that is, <2:0> NEQU 0) or if (header) <2:1> is not 0. A reserved operand fault also occurs if the header address operand equals the address of the addr operand. In this case, the queue is not altered.

Queue Instructions—REMOTI

# REMOTI

Remove Entry from Queue at Tail, Interlocked

### **FORMAT**

opcode header.aq, addr.wl

### condition codes

```
if {removal succeeded} then
    begin
    N <- 0;
    Z <- (header + 4) EQL 0; ! Queue empty after removal
    V <- {queue empty before this instruction};
    C <- 0;
    end;
else

begin
    N <- 0;
    Z <- 0;
    V <- 1; ! Did not remove anything
    C <- 1; ! Secondary interlock failed
    end;</pre>
```

### exception

reserved operand

### opcodes

REMOTI

Remove Entry from Queue at Tail, Interlocked

## DESCRIPTION

If the secondary interlock is clear, the queue entry preceding the header is removed from the queue and the address operand is replaced by the address of the entry removed. If the queue was empty prior to this instruction, or if the secondary interlock failed, the condition code V-bit is set; otherwise it is cleared.

If the interlock succeeded and the queue is empty at the end of this instruction, the condition code Z-bit is set; otherwise it is cleared. The removal is interlocked to prevent concurrent interlocked insertions or removals at the head or tail of the same queue by another process, even in a multiprocessor environment. The removal is a noninterruptible operation. Before performing any part of the operation, the processor validates that the entire operation can be completed. This ensures that if a memory management exception occurs (see Chapters 5 and 6 of the VAX-11 Architecture Reference Manual), the queue is left in a consistent state. If the instruction fails to acquire the secondary interlock, the instruction sets condition codes and terminates without altering the queue.

- 1 Because the removal is noninterruptible, processes running in kernel mode can share queues with interrupt service routines (see Chapters 5, 6, and 7 of the VAX-11 Architecture Reference Manual).
- 2 The INSQHI, INSQTI, REMQHI, and REMQTI instructions are implemented such that cooperating software processes in a multiprocessor may access a shared list without additional synchronization.

### Queue Instructions—REMQTI

3 To release a software interlock realized with a queue, the following can be used:

```
1$: REMQTI ... ; Removed last?
BEQL 2$ ; Yes
BCS 1$ ; Try removing again
CALL ACTIVATE(...) ; Activate other waiters
2$:
```

4 To remove entries until the queue is empty, the following can be used:

```
1$: REMQTI ... ; Anything removed?

BVS 2$ ; No

process removed entry

BR 1$ ;

2$: BCS 1$ ; Try removing again queue empty
```

- **5** During access validation, any access which cannot be completed results in a memory management exception, even though the queue removal is not started.
- 6 A reserved operand fault occurs if header, (header + 4), or (header + (header + 4)+4) is an address that is not quadword aligned (that is, <2:0> NEQU 0), or if (header) <2:1> is not 0. A reserved operand fault also occurs if the header address operand equals the address of the addr operand. In this case, the queue is not altered.

Queue Instructions—REMQUE

# REMQUE

Remove Entry From Queue

## **FORMAT**

opcode entry.ab,addr.wl

### condition codes

 $N \leftarrow \text{(entry) LSS (entry+4)};$ 

 $Z \leftarrow \text{(entry) EQL (entry+4); ! Queue empty}$ 

 $V \leftarrow (entry) EQL (entry+4)$ ; ! No entry to remove

 $C \leftarrow (entry) LSSU (entry+4);$ 

### exceptions

None.

OF

### opcodes

REMQUE

Remove Entry from Queue

## **DESCRIPTION**

The queue entry specified by the entry operand is removed from the queue. The address operand is replaced by the address of the entry removed. If there was no entry in the queue to be removed, the condition code V-bit is set; otherwise it is cleared. If the queue is empty at the end of this instruction, the condition code Z-bit is set; otherwise it is cleared. The removal is a noninterruptible operation. Before performing any part of the operation, the processor validates that the entire operation can be completed. This ensures that if a memory management exception occurs (see Chapters 5 and 6 of the VAX–11 Architecture Reference Manual), the queue is left in a consistent state.

## NOTES

- 1 Three types of removal can be performed by suitable choice of entry operand:
  - Remove at head:

REMQUE @h,addr

; h is queue header

• Remove at tail:

REMQUE @h+4,addr

; h is queue header

• Remove arbitrary entry:

REMQUE entry, addr

- **2** Because the removal is noninterruptible, processes running in kernel mode can share queues with interrupt service routines (see Chapters 5, 6, and 7 of the VAX-11 Architecture Reference Manual).
- **3** The INSQUE and REMQUE instructions are implemented such that cooperating software processes in a single processor may access a shared list without additional synchronization, if the insertions and removals are only at the head or tail of the queue.

## Queue Instructions—REMQUE

**4** To release a software interlock realized with a queue, the following can be used:

```
REMQUE ... ; Queue empty?
BEQL 1$ ; Yes
CALL ACTIVATE(...) ; Activate other waiters
1$:
```

**5** To remove entries until the queue is empty, the following can be used:

```
REMQUE ... ; Anything removed?
BVS EMPTY ; No
...
...
BR 1$
```

**6** During access validation, any access which cannot be completed results in a memory management exception, even though the queue removal is not started.

Floating Point Instructions

# 9.10 Floating Point Instructions

Floating-point instructions operate on four data types. F\_floating and D\_floating instructions are standard on all VAX processors. G\_floating and H\_floating instructions are optional on the VAX-11/780 and the VAX-11/750, and standard on the VAX-11/730.

In order to be consistent with the floating-point instruction set, which faults on reserved operands (see Section 8), software-implemented floating-point functions (for example, the absolute function) should verify that no input operands are reserved. An easy way to do this is a floating move or test of the input operand(s).

In order to facilitate high-speed implementations of the floating-point instruction set, certain restrictions are placed on the addressing mode combinations usable within a single floating-point instruction. These combinations involve the logically inconsistent simultaneous use of a value as both a floating-point operand and an address.

Specifically, if within the same instruction the contents of register Rn are used as both a part of a floating-point input operand (that is, an .rf, .rd, .rg, .rh, .mf, .md, .mg, or .mh operand) and as an address in an addressing mode that modifies Rn (that is, autoincrement, autodecrement, or autoincrement deferred), the value of the floating-point operand is UNPREDICTABLE.

# 9.10.1 Introduction

Mathematically, a floating-point number may be defined as having the form: (+ or -) (2\*\*K)\*f

where K is an integer and f is a nonnegative fraction. For a nonvanishing number, K and f are uniquely determined by imposing the condition 1/2 LEQ f LSS 1.

The fractional factor, f, of the number is then said to be binary normalized. For the number 0, f must be assigned the value 0, and the value of K is indeterminate.

The VAX floating-point data formats are derived from this mathematical representation for floating-point numbers. Four types of floating-point data are provided: the two standard PDP-11 formats (F\_floating and D\_floating), and two extended-range formats (G\_floating and H\_floating). Single-precision, or floating, data is 32 bits long. Double-precision, or D\_floating, data is 64 bits long. Extended-range double-precision, or G\_floating, data is 64 bits long. Extended-range quadruple-precision, or H\_floating, data is 128 bits long. Sign magnitude notation is used as follows:

1 Nonzero floating-point numbers:

The most-significant bit of the floating-point data is the sign bit: 0 for positive and 1 for negative.

The fractional factor **f** is assumed normalized, so that its most-significant bit must be 1. This 1 is the "hidden" bit: it is not stored in the data word, but the hardware restores it before carrying out arithmetic operations. The F\_floating and D\_floating data types use 23 and 55 bits, respectively, for **f**, which, with the hidden bit, imply effective significance of 24 bits and 56 bits for arithmetic operations. The extended-range (G\_floating and H\_floating) data types use 52 and 112 bits, respectively, for **f**, which,

### Floating Point Instructions

with the hidden bit, imply effective significance of 53 and 113 bits for arithmetic operations.

In the F\_floating and D\_floating data types, eight bits are reserved for the storage of the exponent K in excess 128 notation. Thus exponents from -128 to +127 could be represented, in biased form, by 0 to 255. For reasons given later, a biased EXP of 0 (the true exponent of -128) is reserved for floating-point 0. Thus, for F\_floating and D\_floating data types, exponents are restricted to the range -127 to +127 inclusive, or, in excess 128 notation, 1 to 255.

In the G\_floating data type, 11 bits are reserved for the storage of the exponent in excess 1024 notation. In the H\_floating data type, 15 bits are reserved for the storage of the exponent in excess 16,384 notation. A biased exponent of 0 is reserved for floating-point 0. Thus, exponents are restricted to -1023 to +1023 inclusive (in excess notation, 1 to 2047), and -16,383 to +16,383 inclusive (in excess notation, 1 to 32,767) for G\_floating and H\_floating data types, respectively.

### 2 Floating-point 0:

Because of the hidden bit, the fractional factor is not available to distinguish between zero and nonzero numbers whose fractional factor is exactly 1/2. Therefore, the VAX reserves a sign-exponent field of 0 for this purpose. Any positive floating-point number with a biased exponent of 0 is treated as if it were an exact 0 by the floating-point instruction set. In particular, a floating-point operand whose bits are all 0s is treated as 0, and this is the format generated by all floating-point instructions for which the result is 0.

### 3 The reserved operands:

A reserved operand is defined to be any bit pattern with a sign bit of 1 and a biased exponent of 0. On the VAX, all floating-point instructions generate a fault if a reserved operand is encountered. A reserved operand is never generated as a result of a floating-point instruction.

## 9.10.2 Overview of the Instruction Set

The VAX has the standard arithmetic operations ADD, SUB, MUL, and DIV implemented for all four floating-point data types. The results of these operations are always rounded, as described in 9.10.3. It has, in addition, two composite operations, EMOD and POLY, also implemented for all four floating-point data types. EMOD generates a product of two operands, and then separates the product into its integer and fractional terms. POLY evaluates a polynomial, given the degree, the argument, and a pointer to a table of coefficients. Details on the operation of EMOD and POLY are given in their respective descriptions. All of these instructions are subject to the rounding errors associated with floating-point operations, as well as to exponent overflow and underflow. Accuracy is discussed in 9.10.3, and exceptions are discussed in Chapter 6 of the VAX-11 Architecture Reference Manual.

The VAX also has a complete set of instructions for conversion from integer arithmetic types (byte, word, longword) to all floating types (F\_floating, D\_floating, G\_floating, H\_floating), and vice versa. The VAX also has a set of instructions for conversion between all of the floating types except between D\_floating and G\_floating. Many of these instructions are exact, in the sense defined in 9.10.3. However, a few may generate rounding error, floating

## Floating Point Instructions

overflow, or floating underflow, or induce integer overflow. Details are given in the description of the CVT instructions.

There is a class of move-type instructions that are always exact: MOV, NEG, CLR, CMP, and TST. And, finally, there is the ACB (Add, Compare and Branch) instruction, which is subject to rounding errors, overflow, and underflow.

All of the floating-point instructions on the VAX fault if a reserved operand is encountered. Floating-point instructions also fault on the occurrence of floating overflow or divide by 0, and the condition codes are UNPREDICTABLE. The FU bit in the PSW is available to enable or disable an exception on underflow. If the FU bit is clear, no exception occurs on underflow and 0 is returned as the result. If the FU bit is set, a fault occurs on underflow. Further details on the actions taken if any of these exceptions occurs are included in the descriptions of the instructions, and discussed in detail in Chapter 6 of the VAX-11 Architecture Reference Manual.

# 9.10.3 Accuracy

General comments on the accuracy of the VAX floating-point instruction set are presented here. The descriptions of the individual instructions may include additional details on the accuracy at which they operate.

An instruction is defined to be exact if its result, extended on the right by an infinite sequence of 0s, is identical to that of an infinite precision calculation involving the same operands. The prior accuracy of the operands is thus ignored. For all arithmetic operations, except DIV, a 0 operand implies that the instruction is exact. The same statement holds for DIV if the 0 operand is the dividend. But if it is the divisor, division is undefined and the instruction faults.

For nonzero floating-point operands, the fractional factor is binary normalized with 24 or 56 bits for single-precision (F\_floating) or double precision (D\_floating), respectively; and 53 or 113 bits for extended-range double-precision (G\_floating), and extended-range quadruple-precision (H\_floating), respectively. As shown below, for ADD, SUB, MUL and DIV, an overflow bit, on the left, and two guard bits, on the right, are necessary and sufficient to guarantee return of a rounded result identical to the corresponding infinite precision operation rounded to the specified word length. Thus, with two guard bits, a rounded result has an error bound of 1/2 LSB (least-significant bit).

Note that an arithmetic result is exact if no nonzero bits are lost in chopping the infinite precision result to the data length to be stored. Chopping is defined to mean that the 24 (F\_floating), 56 (D\_floating), 53 (G\_floating), or 113 (H\_floating) high-order bits of the normalized fractional factor of a result are stored; the rest of the bits are discarded. The first bit lost in chopping is referred to as the "rounding" bit. The value of a rounded result is related to the chopped result as follows:

- If the rounding bit is 1, the rounded result is the chopped result incremented by an LSB (least-significant bit).
- If the rounding bit is 0, the rounded and chopped results are identical.

## Floating Point Instructions

All VAX processors implement rounding so as to produce results identical to the results produced by the following algorithm: Add a 1 to the rounding bit, and propagate the carry, if it occurs. Note that a renormalization may be required after rounding takes place; if this happens, the new rounding bit will be 0, so it can happen only once. The following statements summarize the relations among chopped, rounded and true (infinite precision) results:

- If a stored result is exact:
  - rounded value = chopped value = true value
- If a stored result is not exact, its magnitude:
  - is always less than that of the true result for chopping
  - is always less than that of the true result for rounding if the rounding bit is 0
  - is greater than that of the true result for rounding if the rounding bit is 1

# 9.10.4 Instruction Descriptions

The following instructions are described in this section.

	Description and Opcode	Number of Instructions
1.	Add 2 Operand ADD{F,D,G,H}2 add.rx, sum.mx	4
2.	Add 3 Operand ADD{F,D,G,H}3 add1.rx, add2.rx, sum.wx	4
3.	Clear CLR{L=F,Q=D=G,O=H} dst.wx	3
4.	Compare CMP{F,D,G,H} src1.rx, src2.rx	4
5.	Convert  CVT{F,D,G,H}{B,W,L,F,D,G,H} src.rx, dst.wy  CVT{B,W,L}{F,D,G,H} src.rx, dst.wy  All pairs except FF,DD,GG,HH,DG, and GD	34
6.	Convert Rounded CVTR{F,D,G,H}L src.rx, dst.wl	4
7.	Divide 2 Operand DIV{F,D,G,H}2 divr.rx, quo.mx	4
8.	Divide 3 Operand DIV{F,D,G,H}3 divr.rx, divd.rx, quo.wx	4
9.	Extended Modulus EMOD{F,D} mulr.rx, mulrx.rb, muld.rx, int.wl, fract.wx EMOD{G,H} mulr.rx, mulrx.rw, muld.rx, int.wl, fract.wx	4
10.	Move Negated MNEG{F,D,G,H} src.rx, dst.wx	4

# Floating Point Instructions

	Description and Opcode	Number of Instructions
11.	Move MOV{F,D,G,H} src.rx, dst.wx	4
12.	Multiply 2 Operand MUL{F,D,G,H}2 mulr.rx, prod.mx	4
13.	Multiply 3 Operand MUL{F,D,G,H}3 mulr.rx, muld.rx, prod.wx	4
14.	Polynomial Evaluation F_floating POLYF arg.rf, degree.rw, tbladdr.ab, {RO-3.wl}	1
15.	Polynomial Evaluation D_floating POLYD arg.rd, degree.rw, tbladdr.ab, {R0-5.wl}	1
16.	Polynomial Evaluation G_floating POLYG arg.rg, degree.rw, tbladdr.ab, {RO-5.wl}	1
17.	Polynomial Evaluation H_floating POLYH arg.rh, degree.rw, tbladdr.ab, {RO-5.wl,-16(SP):-1(SP).wb}	1
18.	Subtract 2 Operand SUB{F,D,G,H}2 sub.rx, dif.mx	4
19.	Subtract 3 Operand SUB{F,D,G,H}3 sub.rx, min.rx, dif.wx	4
20.	Test TST{F,D,G,H} src.rx	4

The following floating-point instructions are described in the section on Control Instructions.

	Description and Opcode	Number of Instructions
1.	Add Compare and Branch ACB{F,D,G,H} limit.rx, add.rx, index.mx, displ.bw	4
	Compare is LE on positive add, GE on negative add.	

Floating Point Instructions—ADD

# ADD

Add1

## **FORMATS**

2 operand: opcode add.rx, sum.mx

opcode add1.rx, add2.rx, sum.wx 3 operand:

### condition codes

 $N \leftarrow sum LSS 0;$ 

 $Z \leftarrow sum EQL 0;$ 

← 0; ← 0;

### exceptions

floating overflow floating underflow reserved operand

### opcodes

40	ADDF2	Add F_floating 2 Operand
41	ADDF3	Add F_floating 3 Operand
60	ADDD2	Add D_floating 2 Operand
61	ADDD3	Add D_floating 3 Operand
40FD	ADDG2	ADD G_floating 2 Operand
41FD	ADDG3	ADD G_floating 3 Operand
60FD	ADDH2	ADD H_floating 2 Operand
61FD	ADDH3	ADD H_floating 3 Operand

**DESCRIPTION** In 2 operand format, the addend operand is added to the sum operand and the sum operand is replaced by the rounded result. In 3 operand format, the addend 1 operand is added to the addend 2 operand and the sum operand is replaced by the rounded result.

- On a reserved operand fault, the sum operand is unaffected and the condition codes are UNPREDICTABLE.
- 2 On floating underflow, if FU is set, a fault occurs. Zero is stored as the result of floating underflow only if FU is clear. On a floating underflow fault, the sum operand is unaffected. If FU is clear, the sum operand is replaced by 0 and no exception occurs.
- 3 On floating overflow, the instruction faults; the sum operand is unaffected, and the condition codes are UNPREDICTABLE.

<sup>1</sup> Except for CLRD, MOVAD, and PUSHAD (which have the same opcodes as CLRQ, MOVAQ, and PUSHAQ, respectively), D\_floating and H\_floating instructions are not part of the MicroVAX architecture definition.

Floating Point Instructions—CLR

CLR

Clear<sup>1</sup>

**FORMAT** 

opcode dst.wx

condition codes

 $N \leftarrow 0$ ; C ← C;

exceptions

None.

opcodes

D4 **CLRF** Clear F\_floating

7C **CLRD** Clear D\_floating, **CLRG** Clear G\_floating 7CFD **CLRH** Clear H\_floating

**DESCRIPTION** The destination operand is replaced by 0.

NOTE

CLRx **dst** is equivalent to MOVx S^#0, **dst**, but is one byte shorter.

<sup>&</sup>lt;sup>1</sup> Except for CLRD, MOVAD, and PUSHAD (which have the same opcodes as CLRQ, MOVAQ, and PUSHAQ, respectively), D\_floating and H\_floating instructions are not part of the MicroVAX architecture definition.

Floating Point Instructions—CMP

CMP	Com	pare <sup>1</sup>			
FORMAT	орс	opcode src1.rx, src2.rx			
condition codes	N ← src1 LSS src2; Z ← src1 EQL src2; V ← 0; C ← 0;				
exception	reserv	ved operan	nd		
opcodes	51 71	CMPF CMPD	Compare F_floating Compare D_floating		

Compare G\_floating

Compare H\_floating

**CMPG** 

**CMPH** 

51FD

71FD

**DESCRIPTION** The source 1 operand is compared with the source 2 operand. The only action is to affect the condition codes.

<sup>1</sup> Except for CLRD, MOVAD, and PUSHAD (which have the same opcodes as CLRQ, MOVAQ, and PUSHAQ, respectively), D\_floating and H\_floating instructions are not part of the MicroVAX architecture definition.

Floating Point Instructions—CVT

# CVT

Convert<sup>1</sup>

## **FORMAT**

opcode src.rx, dst.wy

### **condition codes** $N \leftarrow dst LSS 0;$

 $Z \leftarrow dst EQL 0;$ 

 $V \leftarrow \{\text{integer overflow}\};$ 

### exceptions

integer overflow floating overflow floating underflow reserved operand

## opcodes

4C	CVTBF	Convert Byte to F_floating
6C	CVTBD	Convert Byte to D_floating
4CFD	CVTBG	Convert Byte to G_floating
6CFD	CVTBH	Convert Byte to H_floating
4D	CVTWF	Convert Word to F_floating
6D	CVTWD	Convert Word to D_floating
4DFD	CVTWG	Convert Word to G_floating
6DFD	CVTWH	Convert Word to H_floating
4E	CVTLF	Convert Long to F_floating
6E	CVTLD	Convert Long to D_floating
4EFD	CVTLG	Convert Long to G_floating
6EFD	CVTLH	Convert Long to H_floating
48	CVTFB	Convert F_floating to Byte
68	CVTDB	Convert D_floating to Byte
48FD	CVTGB	Convert G_floating to Byte
68FD	CVTHB	Convert H_floating to Byte
49	CVTFW	Convert F_floating to Word
69	CVTDW	Convert D_floating to Word
49FD	CVTGW	Convert G_floating to Word
69FD	CVTHW	Convert H_floating to Word

<sup>&</sup>lt;sup>1</sup> Except for CLRD, MOVAD, and PUSHAD (which have the same opcodes as CLRQ, MOVAQ, and PUSHAQ, respectively), D\_floating and H\_floating instructions are not part of the MicroVAX architecture definition.

Floating Point Instructions—CVT

4A	CVTFL	Convert F_floating to Long
4B	CVTRFL	Convert Rounded F_floating to Long
6A	CVTDL	Convert D_floating to Long
6B	CVTRDL	Convert Rounded D_floating to Long
4AFD	CVTGL	Convert G_floating to Long
4BFD	CVTRGL	Convert Rounded G_floating to Long
6AFD	CVTHL	Convert H_floating to Long
6BFD	CVTRHL	Convert Rounded H_floating to Long
56	CVTFD	Convert F_floating to D_floating
99FD	CVTFG	Convert F_floating to G_floating
98FD	CVTFH	Convert F_floating to H_floating
76	CVTDF	Convert D_floating to F_floating
32FD	CVTDH	Convert D_floating to H_floating
33FD	CVTGF	Convert G_floating to F_floating
56FD	CVTGH	Convert G_floating to H_floating
F6FD	CVTHF	Convert H_floating to F_floating
F7FD	CVTHD	Convert H_floating to D_floating
76FD	CVTHG	Convert H_floating to G_floating

**DESCRIPTION** The source operand is converted to the data type of the destination operand, and the destination operand is replaced by the result. The form of the conversion is as follows:

CVTBF	exact
CVTBD	exact
CVTBG	exact
CVTBH	exact
CVTWF	exact
CVTWD	exact
CVTWG	exact
CVTWH	exact
CVTLF	rounded
CVTLD	exact
CVTLG	exact
CVTLH	exact

## Floating Point Instructions—CVT

**CVTFB** truncated **CVTDB** truncated **CVTGB** truncated **CVTHB** truncated **CVTFW** truncated **CVTDW** truncated **CVTGW** truncated **CVTHW** truncated **CVTFL** truncated **CVTRFL** rounded **CVTDL** truncated **CVTRDL** rounded **CVTGL** truncated **CVTRGL** rounded CVTHL truncated **CVTRHL** rounded **CVTFD** exact **CVTFG** exact **CVTFH** exact **CVTDF** rounded **CVTDH** exact **CVTGF** rounded **CVTGH** exact **CVTHF** rounded **CVTHD** rounded **CVTHG** rounded

- 1 Only CVTDF, CVTGF, CVTHF, CVTHD, and CVTHG can result in a floating overflow fault; the destination operand is unaffected and the condition codes are UNPREDICTABLE.
- **2** Only converts with a floating-point source operand can result in a reserved operand fault. On a reserved operand fault, the destination operand is unaffected and the condition codes are UNPREDICTABLE.
- 3 Only converts with an integer destination operand can result in integer overflow. On integer overflow, the destination operand is replaced by the low-order bits of the true result.
- **4** Only CVTGF, CVTHF, CVTHD, and CVTHG can result in floating underflow. If FU is set, a fault occurs. On a floating underflow fault, the destination operand is unaffected. If FU is clear, the destination operand is replaced by 0 and no exception occurs.

Floating Point Instructions—DIV

# DIV

Divide<sup>1</sup>

## **FORMATS**

2 operand: opcode divr.rx, quo.mx opcode divr.rx, divd.rx, quo.wx 3 operand:

### condition codes

 $N \leftarrow \text{quo LSS } 0;$  $Z \leftarrow quo EQL 0;$  $V \leftarrow 0$ ;

 $C \leftarrow 0$ ;

### exceptions

floating overflow floating underflow divide by 0 reserved operand

### opcodes

46	DIVF2	Divide F_floating 2 Operand
47	DIVF3	Divide F_floating 3 Operand
66	DIVD2	Divide D_floating 2 Operand
67	DIVD3	Divide D_floating 3 Operand
46FD	DIVG2	Divide G_floating 2 Operand
47FD	DIVG3	Divide G_floating 3 Operand
66FD	DIVH2	Divide H_floating 2 Operand
67FD	DIVH3	Divide H_floating 3 Operand

**DESCRIPTION** In 2 operand format, the quotient operand is divided by the divisor operand and the quotient operand is replaced by the rounded result. In 3 operand format, the dividend operand is divided by the divisor operand and the quotient operand is replaced by the rounded result.

- On a reserved operand fault, the quotient operand is unaffected and the condition codes are UNPREDICTABLE.
- On floating underflow, if FU is set, a fault occurs. On a floating underflow fault, the quotient operand is unaffected. If FU is clear, the quotient operand is replaced by 0 and no exception occurs.
- 3 On floating overflow, the instruction faults; the quotient operand is unaffected, and the condition codes are UNPREDICTABLE.
- 4 On divide by 0, the quotient operand and condition codes are affected as in note 3, above.

<sup>&</sup>lt;sup>1</sup> Except for CLRD, MOVAD, and PUSHAD (which have the same opcodes as CLRQ, MOVAQ, and PUSHAQ, respectively), D\_floating and H\_floating instructions are not part of the MicroVAX architecture definition.

Floating Point Instructions—EMOD

# **EMOD**

Extended Multiply and Integerize<sup>1</sup>

### **FORMATS**

## **EMODF and EMODD:**

opcode mulr.rx, mulrx.rb, muld.rx, int.wl, fract.wx **EMODG and EMODH:** 

opcode mulr.rx, mulrx.rw, muld.rx, int.wl, fract.wx

### condition codes

 $N \leftarrow \text{fract LSS 0};$ 

 $Z \leftarrow \text{fract EQL 0};$ 

V ← {integer overflow};

### exceptions

integer overflow floating underflow reserved operand

### opcodes

54	EMODF	Extended Multiply and Integerize F_floating
74	EMODD	Extended Multiply and Integerize D_floating
54FD	EMODG	Extended Multiply and Integerize G_floating
74FD	<b>EMODH</b>	Extended Multiply and Integerize H_floating

**DESCRIPTION** The multiplier extension operand is concatenated with the multiplier operand to gain 8 (EMODD and EMODF), 11 (EMODG), or 15 (EMODH) additional low-order fraction bits. The low-order 5 or 1 bits of the 16-bit multiplier extension operand are ignored by the EMODG and EMODH instructions, respectively. The multiplicand operand is multiplied by the extended multiplier operand. The multiplication is such that the result is equivalent to the exact product truncated (before normalization) to a fraction field of 32 bits in F\_floating, 64 bits in D\_floating and G\_floating, and 128 bits in H\_floating. The result is regarded as the sum of an integer and fraction of the same sign; the integer operand is replaced by the integer part of the result, and the fraction operand is replaced by the rounded fractional part of the result.

<sup>&</sup>lt;sup>1</sup> Except for CLRD, MOVAD, and PUSHAD (which have the same opcodes as CLRQ, MOVAQ, and PUSHAQ, respectively), D\_floating and H\_floating instructions are not part of the MicroVAX architecture definition.

Floating Point Instructions—EMOD

- 1 On a reserved operand fault, the integer operand and the fraction operand are unaffected. The condition codes are UNPREDICTABLE.
- **2** On floating underflow, if FU is set, a fault occurs. On a floating underflow fault, the integer and fraction parts are unaffected. If FU is clear, the integer and fraction parts are replaced by 0 and no exception occurs.
- **3** On integer overflow, the integer operand is replaced by the low-order bits of the true result.
- **4** Floating overflow is indicated by integer overflow; however, integer overflow is possible in the absence of floating overflow.
- **5** The signs of the integer and fraction are the same unless integer overflow results.
- **6** Because the fraction part is rounded after separation of the integer part, it is possible that the value of the fraction operand is 1.

Floating Point Instructions—MNEG

# **MNEG**

Move Negated<sup>1</sup>

**FORMAT** 

opcode src.rx, dst.wx

condition codes

 $N \leftarrow dst LSS 0;$  $Z \leftarrow dst EQL 0;$  $V \leftarrow 0$ ;

 $C \leftarrow 0$ ;

exception

reserved operand

opcodes

52 **MNEGF** Move Negated F\_floating

72 MNEGD Move Negated D\_floating 52FD **MNEGG** Move Negated G\_floating 72FD **MNEGH** Move Negated H\_floating

**DESCRIPTION** The destination operand is replaced by the negative of the source operand.

<sup>&</sup>lt;sup>1</sup> Except for CLRD, MOVAD, and PUSHAD (which have the same opcodes as CLRQ, MOVAQ, and PUSHAQ, respectively), D\_floating and H\_floating instructions are not part of the MicroVAX architecture definition.

Floating Point Instructions—MOV

A	Л	1	
LV.	7 1	W	,

Move<sup>1</sup>

**FORMAT** 

opcode src.rx, dst.wx

condition codes

 $N \leftarrow dst LSS 0;$  $Z \leftarrow dst EQL 0;$ 

← 0; ← C;

exception

reserved operand

opcodes

50 **MOVF** Move F\_floating

70 MOVD Move D\_floating 50FD MOVG Move G\_floating MOVH 70FD Move H\_floating

**DESCRIPTION** The destination operand is replaced by the source operand.

NOTE

On a reserved operand fault, the destination operand is unaffected and the condition codes are UNPREDICTABLE.

<sup>&</sup>lt;sup>1</sup> Except for CLRD, MOVAD, and PUSHAD (which have the same opcodes as CLRQ, MOVAQ, and PUSHAQ, respectively), D\_floating and H\_floating instructions are not part of the MicroVAX architecture definition.

Floating Point Instructions—MUL

# MUL

Multiply<sup>1</sup>

### **FORMATS**

2 operand: opcode mulr.rx, prod.mx

3 operand: opcode mulr.rx, muld.rx, prod.wx

### condition codes

 $N \leftarrow \text{prod LSS 0};$ 

 $Z \leftarrow \text{prod EQL 0};$   $V \leftarrow 0;$ 

C ← 0;

### exceptions

floating overflow floating underflow reserved operand

## opcodes

44	MULF2	Multiply F_floating 2 Operand
45	MULF3	Multiply F_floating 3 Operand
64	MULD2	Multiply D_floating 2 Operand
65	MULD3	Multiply D_floating 3 Operand
44FD	MULG2	Multiply G_floating 2 Operand
45FD	MULG3	Multiply G_floating 3 Operand
64FD	MULH2	Multiply H_floating 2 Operand
65FD	MULH3	Multiply H_floating 3 Operand

**DESCRIPTION** In 2 operand format, the product operand is multiplied by the multiplier operand and the product operand is replaced by the rounded result. In 3 operand format, the multiplicand operand is multiplied by the multiplier operand and the product operand is replaced by the rounded result.

- 1 On a reserved operand fault, the product operand is unaffected and the condition codes are UNPREDICTABLE.
- 2 On floating underflow, if FU is set, a fault occurs. On a floating underflow fault, the product operand is unaffected. If FU is clear, the product operand is replaced by 0 and no exception occurs.
- 3 On floating overflow, the instruction faults; the product operand is unaffected, and the condition codes are UNPREDICTABLE.

<sup>&</sup>lt;sup>1</sup> Except for CLRD, MOVAD, and PUSHAD (which have the same opcodes as CLRQ, MOVAQ, and PUSHAQ, respectively), D\_floating and H\_floating instructions are not part of the MicroVAX architecture definition.

Floating Point Instructions—POLY

# **POLY**

Polynomial Evaluation<sup>1</sup>

### **FORMAT**

opcode arg.rx, degree.rw, tbladdr.ab

### condition codes

N ← R0 LSS 0; Z ← R0 EQL 0; V ← 0; C ← 0;

### exceptions

floating overflow floating underflow reserved operand

### opcodes

POLYF Polynomial Evaluation F\_floating
 POLYD Polynomial Evaluation D\_floating
 POLYG Polynomial Evaluation G\_floating
 POLYH Polynomial Evaluation H\_floating

### DESCRIPTION

The table address operand points to a table of polynomial coefficients. The coefficient of the highest-order term of the polynomial is pointed to by the table address operand. The table is specified with lower-order coefficients stored at increasing addresses. The data type of the coefficients is the same as the data type of the argument operand. The evaluation is carried out by Horner's method and the contents of R0 (R1'R0 for POLYD and POLYG, R3'R2'R1'R0 for POLYH) are replaced by the result. The result computed is:

```
if d = degree
and x = arg
result = C[0]*x**0 + x*(C[1] + x*(C[2] + ... x*C[d]))
```

The unsigned word degree operand specifies the highest-numbered coefficient to participate in the evaluation. POLYH requires four longwords on the stack to store **arg** in case the instruction is interrupted.

## NOTES

### 1 After execution:

POLYF: R0 = result R1 = 0 R2 = 0 R3 = table address + degree\*4 + 4

<sup>&</sup>lt;sup>1</sup> Except for CLRD, MOVAD, and PUSHAD (which have the same opcodes as CLRQ, MOVAQ, and PUSHAQ, respectively), D\_floating and H\_floating instructions are not part of the MicroVAX architecture definition.

## Floating Point Instructions—POLY

```
POLYD and POLYG:

R0 = high-order part of result

R1 = low-order part of result

R2 = 0

R3 = table address + degree*8 + 8

R4 = 0

R5 = 0

POLYH:

R0 = highest-order part of result

R1 = second-highest-order part of result

R2 = second-lowest-order part of result

R3 = lowest-order part of result

R4 = 0

R5 = table address + degree*16 + 16
```

### 2 On a floating fault:

- If PSL <FPD> = 0, the instruction faults and all relevant side effects are restored to their original state.
- If PSL <FPD> = 1, the instruction is suspended and the state is saved in the general registers as follows:

```
POLYF:
RO = tmp3
                     ! Partial result after iteration
                     ! prior to the one causing the
                     ! overflow/underflow
R1 = arg
R2<7:0> = tmp1
                   ! Number of iterations remaining
R2<31:8> = implementation specific
R3 = tmp2
                     ! Points to table entry causing
                     ! exception
POLYD and POLYG:
                  ! Partial result after iteration
R1'RO = tmp3
! prior to the one causing the ! overflow/underflow ! Number of iterations remaining
R2<31:8> = implementation specific
R3 = tmp2
               ! Points to table entry causing
                     ! exception
R5'R4 = arg
POLYH:
R3'R2'R1'R0 = tmp3 ! Partial result after iteration
                     ! prior to the one causing the
! overflow/underflow
                  ! Number of iterations remaining
R4<7:0> = tmp1
R4<31:8> = implementation specific
R5 = tmp2
                     ! Points to table entry causing
                     ! exception
```

arg is saved on the stack in use during the faulting instruction.

Implementation-specific information is saved to allow the instruction to continue after possible scaling of the coefficients and partial result by the fault handler.

**3** If the unsigned word degree operand is 0 and the argument is not a reserved operand, the result is C[0].

Floating Point Instructions—POLY

- **4** If the unsigned word degree operand is greater than 31, a reserved operand fault occurs.
- **5** On a reserved operand fault:
  - if PSL <FPD> = 0, the reserved operand is either the degree operand (greater than 31), or the argument operand, or some coefficient.
  - if PSL <FPD> = 1, the reserved operand is a coefficient, and R3 (except for POLYH) or R5 (for POLYH) is pointing at the value that caused the exception.
  - The state of the saved condition codes and the other registers is UNPREDICTABLE. If the reserved operand is changed and the contents of the condition codes and all registers are preserved, the fault is continuable.
- **6** On floating underflow after the rounding operation at any iteration of the computation loop, a fault occurs if FU is set. If FU is clear, the temporary result (**tmp3**) is replaced by 0 and the operation continues. In this case, the final result may be nonzero if underflow occurred before the last iteration.
- **7** On floating overflow after the rounding operation at any iteration of the computation loop, the instruction terminates with a fault.
- **8** If the argument is 0 and one of the coefficients in the table is the reserved operand, whether a reserved operand fault occurs is UNPREDICTABLE.
- **9** For POLYH, some implementations may not save **arg** on the stack until after an interrupt or fault occurs. However, **arg** will always be on the stack if an interrupt or floating fault occurs after FPD is set. If the four longwords on the stack overlap any of the source operands, the results are UNPREDICTABLE.

## **EXAMPLE**

```
; To compute P(x) = C0 + C1*x + C2*x**2; where C0 = 1.0, C1 = .5, and C2 = .25

POLYF X,#2,PTABLE

.

PTABLE: .FLOAT 0.25 ; C2
.FLOAT 0.5 ; C1
.FLOAT 1.0 ; C0
```

Floating Point Instructions—SUB

# SUB

Subtract<sup>1</sup>

### **FORMATS**

opcode sub.rx, dif.mx 2 operand:

opcode sub.rx, min.rx, dif.wx 3 operand:

### condition codes

 $N \leftarrow dif LSS 0$ ;  $Z \leftarrow dif EQL 0;$ 

 $V \leftarrow 0$ ;  $C \leftarrow 0$ ;

### exceptions

floating overflow floating underflow reserved operand

### opcodes

42	SUBF2	Subtract F_floating 2 Operand
43	SUBF3	Subtract F_floating 3 Operand
62	SUBD2	Subtract D_floating 2 Operand
63	SUBD3	Subtract D_floating 3 Operand
42FD	SUBG2	Subtract G_floating 2 Operand
43FD	SUBG3	Subtract G_floating 3 Operand
62FD	SUBH2	Subtract H_floating 2 Operand
63FD	SUBH3	Subtract H_floating 3 Operand

**DESCRIPTION** In 2 operand format, the subtrahend operand is subtracted from the difference operand and the difference is replaced by the rounded result. In 3 operand format, the subtrahend operand is subtracted from the minuend operand and the difference operand is replaced by the rounded result.

- 1 On a reserved operand fault, the difference operand is unaffected and the condition codes are UNPREDICTABLE.
- 2 On floating underflow, if FU is set, a fault occurs. Zero is stored as the result of floating underflow only if FU is clear. On a floating underflow fault, the difference operand is unaffected. If FU is clear, the difference operand is replaced by 0 and no exception occurs.
- **3** On floating overflow, the instruction faults; the difference operand is unaffected, and the condition codes are UNPREDICTABLE.

<sup>&</sup>lt;sup>1</sup> Except for CLRD, MOVAD, and PUSHAD (which have the same opcodes as CLRQ, MOVAQ, and PUSHAQ, respectively), D\_floating and H\_floating instructions are not part of the MicroVAX architecture definition.

Floating Point Instructions—TST

-	-
- 8	
_	

Test<sup>1</sup>

## **FORMAT**

opcode src.rx

### condition codes

 $N \leftarrow src LSS 0;$ ← src EQL 0;

← 0;  $C \leftarrow 0;$ 

**73FD** 

### exception

reserved operand

TSTH

### opcodes

TSTF	Test F_floating
TSTD	Test D_floating
TSTG	Test G_floating
	TSTD

**DESCRIPTION** The condition codes are affected according to the value of the source operand.

## **NOTES**

1 TSTx src is equivalent to CMPx src, #0, but is 5 (F\_floating) or 9 (D\_floating or G\_floating) or 17 (H\_floating) bytes shorter.

Test H\_floating

**2** On a reserved operand fault, the condition codes are UNPREDICTABLE.

<sup>1</sup> Except for CLRD, MOVAD, and PUSHAD (which have the same opcodes as CLRQ, MOVAQ, and PUSHAQ, respectively), D\_floating and H\_floating instructions are not part of the MicroVAX architecture definition.

**Character String Instructions** 

# 9.11 Character String Instructions

A character string is specified by two operands:

- 1 An unsigned word operand that specifies the length of the character string in bytes.
- **2** The address of the lowest-addressed byte of the character string. This is specified by a byte operand of address access type.

Each of the character string instructions uses general registers R0 through R1, R0 through R3, or R0 through R5 to contain a control block that maintains updated addresses and state during the execution of the instruction. At completion, these registers are available to software to use as string specification operands for a subsequent instruction on a contiguous character string. During the execution of the instructions, pending interrupt conditions are tested; if any is found, the control block is updated, a first-part-done bit is set in the PSL, and the instruction is interrupted (see Chapter 6 of the VAX-11 Architecture Reference Manual). After the interruption, the instruction resumes transparently. The format of the control block is:

LENG	GTH 1	:	RO
ADDRESS 1		:	R1
LENG	GTH 2	:	R2
ADDRESS 2	İ	:	R3
LENG	GTH 3	:	R4
ADDRESS 3		:	R5

The fields LENGTH 1, LENGTH 2 (if required) and LENGTH 3 (if required) contain the number of bytes remaining to be processed in the first, second and third string operands, respectively. The fields ADDRESS 1, ADDRESS 2 (if required) and ADDRESS 3 (if required) contain the address of the next byte to be processed in the first, second, and third string operands, respectively.

Memory access faults will not occur when a zero-length string is specified because no memory reference occurs.

The following instructions are described in this section.

	Description and Opcode	Number of Instructions
1.	Compare Characters 3 Operand CMPC3 len.rw, src1addr.ab, src2addr.ab, {R0-3.wl}	1
2.	Compare Characters 5 Operand CMPC5 src1len.rw, src1addr.ab, fill.rb, src2len.rw, src2addr.ab, {R0-3.wl}	1
3.	Locate Character LOCC char.rb, len.rw, addr.ab, {R0-1.wl}	1

# **Character String Instructions**

	Description and Opcode	Number of Instructions
4.	Match Characters MATCHC len1.rw, addr1.ab, len2.rw, addr2.ab, {R0-3.wl}	1
5.	Move Character 3 Operand MOVC3 len.rw, srcaddr.ab, dstaddr.ab, {R0-5.wl}	1
6.	Move Character 5 Operand MOVC5 srclen.rw, srcaddr.ab, fill.rb, dstlen.rw, dstaddr.ab, {R0-5.wl}	1
7.	Move Translated Characters MOVTC srclen.rw, srcaddr.ab, fill.rb, tbladdr.ab, dstlen.rw, dstaddr.ab, {R0-5.wl}	1
8.	Move Translated Until Character MOVTUC srclen.rw, srcaddr.ab, esc.rb, tbladdr.ab, dstlen,rw, dstaddr.ab, {R0-5.wl}	1
9.	Scan Characters SCANC len.rw, addr.ab, tbladdr.ab, mask.rb, {R0-3.wl}	1
10.	Skip Character SKPC char.rb, len.rw, addr.ab, {R0-1.wl}	1
11.	Span Characters SPANC len.rw, addr.ab, tbladdr.ab, mask.rb, {R0-3.wl}	1

Character String Instructions—CMPC

# CMPC

Compare Characters<sup>1</sup>

### **FORMATS**

3 operand: opcode len.rw, src1addr.ab, src2addr.ab opcode src1len.rw, src1addr.ab, fill.rb, 5 operand: src2len.rw, src2addr.ab

#### condition codes

 $N \leftarrow \{\text{first byte}\} \text{ LSS } \{\text{second byte}\};$  $Z \leftarrow \{\text{first byte}\} \text{ EQL } \{\text{second byte}\};$ ← 0; ← {first byte} LSSU {second byte};

#### exceptions

None.

### opcodes

29 CMPC3 Compare Characters 3 Operand 2D CMPC5 Compare Characters 5 Operand

**DESCRIPTION** In 3 operand format, the bytes of string1 specified by the length and address1 operands are compared with the bytes of string2 specified by the length and address2 operands. Comparison proceeds until inequality is detected or all the bytes of the strings have been examined. Condition codes are affected by the result of the last byte comparison. In 5 operand format, the bytes of the string1 operand specified by the length1 and address1 operands are compared with the bytes of the string2 operand specified by the length2 and address2 operands. If one string is longer than the other, the shorter string is conceptually extended to the length of the longer by appending (at higher addresses) bytes equal to the fill operand. Comparison proceeds until inequality is detected or all the bytes of the strings have been examined. Condition codes are affected by the result of the last byte comparison. For either CMPC3 or CMPC5, two zero-length strings compare equal (that is, Z is set and N, V, and C are cleared).

- **1** After execution of CMPC3:
  - R0 =number of bytes remaining in string1 (including byte that terminated comparison); RO is O only if strings are equal
  - R1 = address of the byte in string1 that terminated comparison; if strings are equal, address of one byte beyond string1
  - R2 =
  - R3 =address of the byte in string2 that terminated comparison; if strings are equal, address of one byte beyond string2

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

# Character String Instructions—CMPC

#### **2** After execution of CMPC5:

- R0 = number of bytes remaining in string1 (including byte that terminated comparison); R0 is 0 only if string1 and string2 are of equal length and equal or string1 was exhausted before comparison terminated
- R1 = address of the byte in string1 that terminated comparison; if comparison did not terminate before string1 exhausted, address of one byte beyond string1
- R2 = number of bytes remaining in string2 (including byte that terminated comparison); R2 is 0 only if string2 and string1 are of equal length or string2 was exhausted before comparison terminated
- R3 = address of the byte in string2 that terminated comparison; if comparison did not terminate before string2 was exhausted, address of one byte beyond string2
- **3** If both strings have 0 length, condition code Z is set and N, V, and C are cleared just as in the case of two equal strings.

Character String Instructions—LOCC

# LOCC

Locate Character<sup>1</sup>

### **FORMAT**

opcode char.rb, len.rw, addr.ab

### condition codes

 $\begin{array}{ccc} N & \leftarrow & 0; \\ Z & \leftarrow & R0 & EQL & 0; \end{array}$ 

 $V \leftarrow 0;$   $C \leftarrow 0;$ 

exceptions

None.

opcodes

3A LOCC

Locate Character

### **DESCRIPTION**

The character operand is compared with the bytes of the string specified by the length and address operands. Comparison continues until equality is detected or all bytes of the string have been compared. If equality is detected, the condition code Z-bit is cleared; otherwise the Z-bit is set.

- 1 After execution:
  - R0 = number of bytes remaining in the string (including located one) if byte located; otherwise 0
  - R1 = address of the byte located if byte located; otherwise address of one byte beyond the string
- **2** If the string has 0 length, condition code Z is set just as though each byte of the entire string were unequal to character.

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

Character String Instructions—MATCHC

# **MATCHC**

Match Characters<sup>1</sup>

### **FORMAT**

opcode objlen.rw, objaddr.ab, srclen.rw, srcaddr.ab

#### condition codes

 $N \leftarrow 0$ ;

Z ← R0 EQL 0; !match found

 $V \leftarrow 0;$   $C \leftarrow 0;$ 

### exceptions

None.

### opcodes

39 MATCHC Match Characters

### DESCRIPTION

The source string specified by the source length and source address operands is searched for a substring that matches the object string specified by the object length and object address operands. If the substring is found, the condition code Z-bit is set; otherwise, it is cleared.

#### NOTES

- 1 After execution:
  - R0 = if a match occurred, 0; otherwise the number of bytes in the object string
  - R1 = if a match occurred, the address of one byte beyond the object string; that is, **objaddr** + **objlen**; otherwise, the address of the object string
  - R2 = if a match occurred, the number of bytes remaining in the source string; otherwise 0
  - R3 = if a match occurred, the address of one byte beyond the last byte matched; otherwise, the address of one byte beyond the source string; that is, srcaddr + srclen

For zero-length source and object strings, R3 and R1 contain the source and object addresses, respectively.

- **2** If both strings have 0 length or if the object string has 0 length, condition code Z is set and registers R0 through R3 are left just as though the substring were found.
- **3** If the source string has 0 length and the object string has nonzero length, condition code Z is cleared and registers R0 through R3 are left just as though the substring were not found.

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

Character String Instructions—MOVC

# MOVC

Move Character

### **FORMATS**

3 operand: opcode len.rw, srcaddr.ab, dstaddr.ab opcode srclen.rw, srcaddr.ab, fill.rb, 5 operand: dstlen.rw, dstaddr.ab

#### condition codes N ← 0; !MOVC3

 $Z \leftarrow 1$ ;

 $V \leftarrow 0$ ;

 $C \leftarrow 0$ ;

N ← srclen LSS dstlen; !MOVC5

 $Z \leftarrow \text{srclen EQL dstlen};$ 

 $V \leftarrow 0;$ 

C ← srclen LSSU dstlen;

### exceptions

None.

#### opcodes

28 MOVC3 Move Character 3 Operand 2C MOVC5 Move Character 5 Operand

**DESCRIPTION** In 3 operand format, the destination string specified by the length and destination address operands is replaced by the source string specified by the length and source address operands. In 5 operand format, the destination string specified by the destination length and destination address operands is replaced by the source string specified by the source length and source address operands. If the destination string is longer than the source string, the highest-addressed bytes of the destination are replaced by the fill operand. If the destination string is shorter than the source string, the highest-addressed bytes of the source string are not moved. The operation of the instruction is such that overlap of the source and destination strings does not affect the result.

# Character String Instructions—MOVC

- 1 After execution of MOVC3:
  - RO = C
  - R1 = address of one byte beyond the source string
  - R2 = 0
  - R3 = address of one byte beyond the destination string
  - R4 = 0
  - R5 = 0
- **2** After execution of MOVC5:
  - R0 = number of unmoved bytes remaining in source string. R0 is nonzero only if source string is longer than destination string
  - R1 = address of one byte beyond the last byte in source string that was moved
  - R2 = 0
  - R3 = address of one byte beyond the destination string
  - R4 = 0
  - R5 = 0
- **3** MOVC3 is the preferred way to copy one block of memory to another.
- **4** MOVC5 with a 0 source length operand is the preferred way to fill a block of memory with the fill character.

Character String Instructions—MOVTC

# **MOVTC**

Move Translated Characters<sup>1</sup>

### **FORMAT**

opcode srclen.rw, srcaddr.ab, fill.rb, tbladdr.ab, dstlen.rw, dstaddr.ab

#### condition codes

N ← srclen LSS dstlen; Z ← srclen EQL dstlen;

V ← 0;

C ← srclen LSSU dstlen;

### exceptions

None.

### opcodes

2E MOVTC

Move Translated Characters

### DESCRIPTION

The source string specified by the source length and source address operands is translated; it replaces the destination string specified by the destination length and destination address operands. Translation is accomplished by using each byte of the source string as an index into a 256-byte table whose first entry (entry number 0) address is specified by the table address operand. The byte selected replaces the byte of the destination string. If the destination string is longer than the source string, the highest-addressed bytes of the destination string are replaced by the fill operand. If the destination string is shorter than the source string, the highest-addressed bytes of the source string are not translated and moved. The operation of the instruction is such that overlap of the source and destination strings does not affect the result.

If the destination string overlaps the translation table, the destination string is UNPREDICTABLE.

### NOTES

**1** After execution:

R0 = number of untranslated bytes remaining in source string; R0 is nonzero only if source string is longer than destination string

R1 = address of one byte beyond the last byte in source string that was translated

R2 = 0

R3 = address of the translation table

R4 = 0

R5 = address of one byte beyond the destination string

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

Character String Instructions—MOVTUC

# **MOVTUC**

Move Translated Until Character<sup>1</sup>

### **FORMAT**

opcode srclen.rw, srcaddr.ab, esc.rb, tbladdr.ab, dstlen.rw, dstaddr.ab

#### **condition codes** N ← srclen LSS dstlen;

N ← srclen LSS dstlen;
Z ← srclen EQL dstlen;
V ← {terminated by escape};
C ← srclen LSSU dstlen;

### exceptions

None.

### opcodes

2F MOVTUC Move Translated Until Character

### DESCRIPTION

The source string specified by the source length and source address operands is translated; it replaces the destination string specified by the destination length and destination address operands. Translation is accomplished by using each byte of the source string as an index into a 256-byte table whose first entry address (entry number 0) is specified by the table address operand. The byte selected replaces the byte of the destination string. Translation continues until a translated byte is equal to the escape byte, or until the source string or destination string is exhausted. If translation is terminated because of escape, the condition code V-bit is set; otherwise it is cleared.

If the destination string overlaps the table, the destination string and registers R0 through R5 are UNPREDICTABLE. If the source and destination strings overlap and their addresses are not identical, the destination string and registers R0 through R5 are UNPREDICTABLE. If the source and destination string addresses are identical, the translation is performed correctly.

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

# Character String Instructions—MOVTUC

- **1** After execution:
  - R0 = number of bytes remaining in source string (including the byte that caused the escape); R0 is 0 only if the entire source string was translated and moved without escape
  - R1 = address of the byte that resulted in destination string exhaustion or escape; or if no exhaustion or escape, address of 1 byte beyond the source string
  - R2 = 0
  - R3 = address of the table
  - R4 = number of bytes remaining in the destination string
  - R5 = address of the byte in the destination string that would have received the translated byte that caused the escape, or would have received a translated byte if the source string were not exhausted; or if no exhaustion or escape, the address of one byte beyond the destination string

Character String Instructions—SCANC

# SCANC

Scan Characters<sup>1</sup>

### **FORMAT**

opcode len.rw, addr.ab, tbladdr.ab, mask.rb

#### condition codes

 $N \leftarrow 0;$   $Z \leftarrow R0 \text{ EQL } 0;$  $V \leftarrow 0;$ 

V ← 0; C ← 0;

### exceptions

None.

### opcodes

2A SCANC

Scan Characters

### **DESCRIPTION**

The bytes of the string specified by the length and address operands are successively used to index into a 256-byte table whose first entry (entry number 0) address is specified by the table address operand. The logical AND is performed on the byte selected from the table and the mask operand. The operation continues until the result of the AND is nonzero, or until all the bytes of the string have been exhausted. If a nonzero AND result is detected, the condition code Z-bit is cleared; otherwise, the Z-bit is set.

- 1 After execution:
  - R0 = number of bytes remaining in the string (including the byte that produced the nonzero AND result); R0 is 0 only if there was no nonzero AND result
  - R1 = address of the byte that produced the nonzero AND result; if no nonzero result, address of one byte beyond the string
  - R2 = 0
  - R3 = address of the table
- **2** If the string has 0 length, condition code Z is set just as though the entire string were scanned.

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

Character String Instructions—SKPC

# SKPC

Skip Character<sup>1</sup>

### **FORMAT**

opcode char.rb, len.rw, addr.ab

### condition codes

 $N \leftarrow 0;$   $Z \leftarrow R0 EQL 0;$   $V \leftarrow 0;$  $C \leftarrow 0;$ 

### exceptions

None.

### opcodes

3B SKPC

Skip Character

### DESCRIPTION

The character operand is compared with the bytes of the string specified by the length and address operands. Comparison continues until inequality is detected or all bytes of the string have been compared. If inequality is detected, the condition code Z-bit is cleared; otherwise, the Z-bit is set.

- 1 After execution:
  - RO = number of bytes remaining in the string (including the unequal one) if unequal byte located; otherwise O
  - R1 = address of the byte located if byte located; otherwise address of one byte beyond the string
- **2** If the string has 0 length, condition code Z is set just as though each byte of the entire string were equal to the character.

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

Character String Instructions—SPANC

# **SPANC**

Span Characters<sup>1</sup>

### **FORMAT**

opcode len.rw, addr.ab, tbladdr.ab, mask.rb

#### condition codes

 $N \leftarrow 0$ ;

 $Z \leftarrow R0 EQL 0;$ 

 $V \leftarrow 0$ ;

 $C \leftarrow 0$ ;

### exceptions

None.

### opcodes

2B SPANC

Span Characters

### **DESCRIPTION**

The bytes of the string specified by the length and address operands are successively used to index into a 256-byte table whose first entry (entry number 0) address is specified by the table address operand. The logical AND is performed on the byte selected from the table and the mask operand. The operation continues until the result of the AND is 0, or until all the bytes of the string have been exhausted. If a 0 AND result is detected, the condition code Z-bit is cleared; otherwise, the Z-bit is set.

- 1 After execution:
  - R0 = number of bytes remaining in the string (including the byte that produced the 0 AND result); R0 is 0 only if there was no 0 AND result
  - R1 = address of the byte that produced a O AND result; if no nonzero result, address of one byte beyond the string
  - R2 = 0
  - R3 = address of the table
- **2** If the string has 0 length, the condition code Z-bit is set just as though the entire string were spanned.

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

Cyclic Redundancy Check Instruction

# 9.12 Cyclic Redundancy Check Instruction

This instruction is designed to implement the calculation and checking of a cyclic redundancy check for any CRC polynomial up to 32 bits. Cyclic redundancy checking is an error detection method involving a division of the data stream by a CRC polynomial. The data stream is represented as a standard VAX string in memory. Error detection is accomplished by computing the CRC at the source and again at the destination, comparing the CRC computed at each end. The choice of the polynomial is such as to minimize the number of undetected block errors of specific lengths. The choice of a CRC polynomial is not given here; see, for example, the article "Cyclic Codes for Error Detection" by W. Peterson and D. Brown in the Proceedings of the IRE (January, 1961).

The operands to the CRC instruction are a string descriptor, a 16-longword table, and an initial CRC. The string descriptor is a standard VAX operand pair of the length of the string in bytes (up to 65,535) and the starting address of the string. The contents of the table are a function of the CRC polynomial to be used. It can be calculated from the polynomial by the algorithm in the notes. Several common CRC polynomials are also included in the notes. The initial CRC is used to start the polynomial correctly. Typically, it has the value 0 or -1, but would be different if the data stream is represented by a sequence of noncontiguous strings.

The CRC instruction operates by scanning the string, including each byte of the data stream in the CRC being calculated. The byte is included by performing a logical XOR on it with the rightmost eight bits of the CRC. Then the CRC is shifted right one bit, inserting 0 on the left. The rightmost bit of the CRC (lost by the shift) is used to control the XOR operation of the CRC polynomial with the resultant CRC. If the bit is set, a logical XOR is performed on the polynomial and the CRC. Then the CRC is again shifted right and a conditional logical XOR is performed on the polynomial with the result, for a total of eight times. The actual algorithm used can shift by one, two, or four bits at a time using the appropriate entries in a specially constructed table. The instruction produces a 32-bit CRC. For shorter polynomials, the result must be extracted from the 32-bit field. The data stream must be a multiple of eight bits in length. If it is not, the stream must be right-adjusted in the string with leading 0 bits.

Cyclic Redundancy Check Instruction—CRC

# CRC

Calculate Cyclic Redundancy Check<sup>1</sup>

### **FORMAT**

opcode tbl.ab, inicrc.rl, strlen.rw, stream.ab

### condition codes

N ← R0 LSS 0; Z ← R0 EQL 0; V ← 0; C ← 0;

#### exceptions

None.

### opcodes

OB CRC

Calculate Cyclic Redundancy Check

### DESCRIPTION

The CRC of the data stream described by the string descriptor is calculated. The initial CRC is given by **inicrc**; it is normally 0 or -1, unless the CRC is calculated in several steps. The result is left in R0. If the polynomial is less than order 32, the result must be extracted from the low-order bits of R0. The CRC polynomial is expressed by the contents of the 16-longword table. See the notes for the calculation of the table.

### NOTES

- 1 If the data stream is not a multiple of eight bits, it must be right-adjusted with leading 0 fill.
- **2** If the CRC polynomial is less than order 32, the result must be extracted from the low-order bits of R0.
- **3** The following algorithm can be used to calculate the CRC table given a polynomial expressed thus:

polyn<n> <- {coefficient of x\*\*{order -1-n}}

This routine is available as system library routine LIB\$CRC\_TABLE (poly.r1, table.ab). The table is the location of the 64-byte (16-longword) table into which the result will be written.

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

### Cyclic Redundancy Check Instruction—CRC

```
SUBROUTINE LIB$CRC_TABLE (POLY, TABLE)
      INTEGER*4 POLY, TABLE(0:15), TMP, X
      DO 190 INDEX = 0, 15
      TMP = INDEX
      DO 150 I = 1, 4
      X = TMP .AND. 1
      TMP = ISHFT(TMP, -1)
                              !logical shift right one bit
       IF (X .EQ. 1) TMP = TMP .XOR. POLY
150
      CONTINUE
      TABLE(INDEX) = TMP
      CONTINUE
190
      RETURN
      END
```

**4** The following are descriptions of some commonly used CRC polynomials.

```
CRC-16 (used in DDCMP and Bisync)
       polynomial: x^16 + x^15 + x^2 + 1
       poly:
                      120001 (octal)
       initialize:
                     RO<15:0>
       result:
CCITT (used in ADCCP, HDLC, SDLC)
      polynomial: x^16 + x^12 + x^5 + 1
poly: 102010 (octal)
initialize: -1<15:0>
       result:
                     one's complement of RO<15:0>
AUTODIN-II
       polynomial: x^32+x^26+x^23+x^22+x^16+x^12
                         +x^11+x^10+x^8+x^7+x^5+x^4+x^2+x+1
       poly: EDB88320 (hex)
       poly:
initialize: -1<31:0>
complement of RO<31:0>
```

5 This instruction produces an UNPREDICTABLE result unless the table is well formed, like the one produced in note 3. Note that for any well formed table, entry[0] is always 0 and entry[8] is always the polynomial expressed as in note 3. The operation can be implemented using shifts of one, two, or four bits at a time, as follows:

Shift	Steps per Byte	Table Index	Table Index Multiplier	Use Table Entries
(g)	(limit)		(i)	
1	8	tmp3<0>	8	[0]=0,[8]
2	4	tmp3<1:0>	4	[0]=0,[4],[8],[12]
4	2	tmp3<3:0>	1	all

**6** If the stream has 0 length, R0 receives the initial CRC.

**Decimal String Instructions** 

# 9.13 Decimal String Instructions

Decimal string instructions operate on packed decimal strings. Conversion instructions are provided between packed decimal, trailing numeric string (overpunched and zoned), and leading separate numeric string formats. Where necessary, a specific data type is identified. Where the phrase "decimal string" is used, it means any of the three data types.

A decimal string is specified by two operands:

- 1 For all decimal strings, the length is the number of digits in the string. The number of bytes in the string is a function of the length and the type of decimal string referenced (see Section 8).
- **2** The address of the lowest-addressed byte of the string. This byte contains the most-significant digit for trailing numeric and packed decimal strings. This byte contains a sign for leading separate numeric strings. The address is specified by a byte operand of address access type.

Each of the decimal string instructions uses general registers R0 through R3 or R0 through R5 to contain a control block that maintains updated addresses and state during the execution of the instruction. At completion, the registers containing addresses are available to the software to use as string specification operands for a subsequent instruction on the same decimal strings.

During the execution of the instructions, pending interrupt conditions are tested; if any is found, the control block is updated. First Part Done is set in the PSL, and the instruction is interrupted (see Chapter 6 of the *VAX-11 Architecture Reference Manual*). After the interruption, the instruction resumes transparently. The format of the control block at completion is:

- 3	3		
1	0		
+-	+		
	0	:	RO
+-			
	ADDRESS 1	:	R1
+-			
	0	:	R2
+-	+		
-	ADDRESS 2	:	RЗ
+-			
-	0	:	R4
+-			
-	ADDRESS 3	:	R5
+-			

The fields ADDRESS 1, ADDRESS 2 and ADDRESS 3 (if required) contain the address of the byte containing the most-significant digit of the first, second, and third (if required) string operands, respectively.

The decimal string instructions treat decimal strings as integers with the decimal point assumed immediately beyond the least-significant digit of the string. If a string in which a result is to be stored is longer than the result, its most-significant digits are filled with 0s.

### **Decimal String Instructions**

### 9.13.1 Decimal Overflow

Decimal overflow occurs if the destination string is too short to contain all the digits (excluding leading 0s) of the result. On overflow, the destination string is replaced by the correctly signed least-significant digits of the true result (even if the stored result is -0). Note that neither the high nibble of an even-length packed decimal string, nor the sign byte of a leading separate numeric string is used to store result digits.

# 9.13.2 Zero Numbers

A 0 result has a positive sign for all operations that complete without decimal overflow, except for CVTPT, which does not change a -0 to a +0. However, when digits are lost because of overflow, a 0 result receives the sign (positive or negative) of the correct result.

A decimal string with value -0 is treated as identical to a decimal string with value +0. Thus, for example, +0 compares as equal to -0. When condition codes are affected on a -0 result, they are affected as if the result were +0; that is, N is cleared and Z is set.

# 9.13.3 Reserved Operand Exception

A reserved operand abort occurs if the length of a decimal string operand is outside the range 0 through 31, or if an invalid sign or digit is encountered in CVTSP or CVTTP. The PC points to the opcode of the instruction causing the exception.

# 9.13.4 UNPREDICTABLE Results

The result of any operation is UNPREDICTABLE if any source decimal string operand contains invalid data. Except for CVTSP and CVTTP, the decimal string instructions do not verify the validity of source operand data.

If the destination operands overlap any source operands, the result of an operation will, in general, be UNPREDICTABLE. The destination strings, registers used by the instruction, and condition codes will, in general, be UNPREDICTABLE when a reserved operand abort occurs.

# 9.13.5 Packed Decimal Operations

Packed decimal strings generated by the decimal string instructions always have the preferred sign representation: 12 for "+" and 13 for "-". An evenlength packed decimal string is always generated with a "0" digit in the high nibble of the first byte of the string.

A packed decimal string contains an invalid nibble if:

- A digit occurs in the sign position
- A sign occurs in a digit position
- A nonzero nibble occurs in the high-order nibble of the lowest-addressed byte in an even length string

**Decimal String Instructions** 

# 9.13.6 Zero-Length Decimal Strings

The length of a packed decimal string can be 0. In this case, the value is 0 (plus or minus) and one byte of storage is occupied. This byte must contain a "0" digit in the high nibble and the sign in the low nibble.

The length of a trailing numeric string can be 0. In this case, no storage is occupied by the string. If a destination operand is a zero-length trailing numeric string, the sign of the operation is lost. Memory access faults will not occur when a zero-length trailing numeric operand is specified because no memory reference occurs. The value of a zero-length trailing numeric string is identically 0.

The length of a leading separate numeric string can be 0. In this case, one byte of storage is occupied by the sign. Memory is accessed when a zero-length operand is specified, and a reserved operand abort will occur if an invalid sign is detected. The value of a zero-length leading separate numeric string is identically 0.

# 9.13.7 Instruction Descriptions

The following instructions are described in this section.

	Description and Opcode	Number of Instructions
1.	Add Packed 4 Operand ADDP4 addlen.rw, addaddr.ab, sumlen.rw, sumaddr.ab, {R0-3.wl}	1
2.	Add Packed 6 Operand ADDP6 add1len.rw, add1addr.ab, add2len.rw, add2addr.ab, sumlen.rw, sumaddr.ab, {R0-5.wl}	1
3.	Arithmetic Shift and Round Packed ASHP cnt.rb, srclen.rw, srcaddr.ab, round.rb, dstlen.rw, dstaddr.ab, {R0-3.wl}	1
4.	Compare Packed 3 Operand CMPP3 len.rw, src1addr.ab, src2addr.ab, {R0-3.wl}	1
5.	Compare Packed 4 Operand CMPP4 src1len.rw, src1addr.ab, src2len.rw, src2addr.ab, {R0-3.wl}	1
6.	Convert Long to Packed CVTLP src.rl, dstlen.rw, dstaddr.ab, {R0-3.wl}	1
7.	Convert Packed to Long CVTPL srclen.rw, srcaddr.ab, {R0-3.wl}, dst.wl	1
8.	Convert Packed to Leading Separate CVTPS srclen.rw, srcaddr.ab, dstlen.rw, dstaddr.ab, {R0-3.wl}	1

# **Decimal String Instructions**

	Description and Opcode	Number of Instructions
9.	Convert Packed to Trailing CVTPT srclen.rw, srcaddr.ab, tbladdr.ab, dstlen.rw, dstaddr.ab, {R0-3.wl}	1
10.	Convert Leading Separate to Packed CVTSP srclen.rw, srcaddr.ab, dstlen.rw, dstaddr.ab, {R0-3.wl}	1
11.	Convert Trailing to Packed CVTTP srclen.rw, srcaddr.ab, tbladdr.ab, dstlen.rw, dstaddr.ab, {R0-3.wl}	1
12.	Divide Packed DIVP divrlen.rw, divraddr.ab, divdlen.rw, divdaddr.ab, quolen.rw, quoaddr.ab, {R0-5.wl, -16(SP):-1(SP).wb}	1
13.	Move Packed MOVP len.rw, srcaddr.ab, dstaddr.ab, {R0-3.wl}	1
14.	Multiply Packed MULP mulrlen.rw, mulraddr.ab, muldlen.rw, muldaddr.ab, prodlen.rw, prodaddr.ab, {R0-5.wl}	1
15.	Subtract Packed 4 Operand SUBP4 sublen.rw, subaddr.ab, diflen.rw, difaddr.ab, {R0-3.wl}	1
16.	Subtract Packed 6 Operand SUBP6 sublen.rw, subaddr.ab, minlen.rw, minaddr.ab, diflen.rw, difaddr.ab, {RO-5.wl}	1

Decimal String Instructions—ADDP

# **ADDP**

Add Packed<sup>1</sup>

### **FORMATS**

opcode addlen.rw, addaddr.ab, sumlen.rw,

sumaddr.ab

opcode

add1len.rw, add1addr.ab, add2len.rw, add2addr.ab, sumlen.rw, sumaddr.ab

#### condition codes

 $N \leftarrow \{\text{sum string}\} \text{ LSS } 0;$   $Z \leftarrow \{\text{sum string}\} \text{ EQL } 0;$ 

← {decimal overflow};

### exceptions

reserved operand decimal overflow

### opcodes

20 ADDP4

ADDP6

21

Add Packed 4 Operand Add Packed 6 Operand

**DESCRIPTION** In 4 operand format, the addend string specified by the addend length and addend address operands is added to the sum string specified by the sum length and sum address operands, and the sum string is replaced by the result.

> In 6 operand format, the addend1 string specified by the addend1 length and addend1 address operands is added to the addend2 string specified by the addend2 length and addend2 address operands. The sum string specified by the sum length and sum address operands is replaced by the result.

### **NOTES**

1 After execution of ADDP4:

R0 =

R1 =address of the byte containing the most-significant digit of the addend string

R2 =

R3 =address of the byte containing the most-significant digit of the sum string

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

## **Decimal String Instructions—ADDP**

- **2** After execution of ADDP6:
  - RO = C
  - R1 = address of the byte containing the most-significant digit of the addend1 string
  - R2 = 0
  - R3 = address of the byte containing the most-significant digit of the addend2 string
  - R4 = 0
  - R5 = address of the byte containing the most-significant digit of the sum string
- 3 The sum string, R0 through R3 (or R0 through R5 for ADDP6) and the condition codes are UNPREDICTABLE if the sum string overlaps the addend, addend1, or addend2 strings; the addend, addend1, addend2 or sum (4 operand only) strings contain an invalid nibble; or a reserved operand abort occurs.

Decimal String Instructions—ASHP

# **ASHP**

Arithmetic Shift and Round Packed<sup>1</sup>

### **FORMAT**

opcode cnt.rb, srclen.rw, srcaddr.ab, round.rb, dstlen.rw, dstaddr.ab

### condition codes

N ← {dst string} LSS 0; Z ← {dst string} EQL 0; V ← {decimal overflow}; C ← 0;

### exceptions

reserved operand decimal overflow

### opcodes

F8 ASHP

Arithmetic Shift and Round Packed

### DESCRIPTION

The source string specified by the source length and source address operands is scaled by a power of 10 specified by the count operand. The destination string specified by the destination length and destination address operands is replaced by the result.

A positive count operand effectively multiplies; a negative count effectively divides; and a 0 count just moves and affects condition codes. When a negative count is specified, the result is rounded using the round operand.

### NOTES

1 After execution:

RO = 0

R1 = address of the byte containing the most-significant digit of the source string

R2 = 0

R3 = address of the byte containing the most-significant digit of the destination string

- 2 The destination string, R0 through R3, and the condition codes are UN-PREDICTABLE if the destination string overlaps the source string, the source string contains an invalid nibble, or a reserved operand abort occurs.
- **3** When the count operand is negative, the result is rounded by decimally adding bits 3:0 of the round operand to the most-significant low-order digit discarded and propagating the carry, if any, to higher-order digits. Both the source operand and the round operand are considered to be quantities of the same sign for the purpose of this addition.

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

# **Decimal String Instructions—ASHP**

- **4** If bits 7:4 of the round operand are nonzero, or if bits 3:0 of the round operand contain an invalid packed decimal digit, the result is UNPREDICTABLE.
- **5** When the count operand is 0 or positive, the round operand has no effect on the result except as specified in note 4.
- **6** The round operand is normally 5. Truncation may be accomplished by using a 0 round operand.

Decimal String Instructions—CMPP

# **CMPP**

Compare Packed<sup>1</sup>

### **FORMATS**

3 operand:

opcode opcode len.rw, src1addr.ab,

src2addr.ab

4 operand:

opcode operand: opcode src1len.rw,

src1addr.ab, src2len.rw,

src2addr.ab

### condition codes

 $N \leftarrow \{src1 \ string\} \ LSS \{src2 \ string\};$ 

 $Z \leftarrow \{\text{src1 string}\} \text{ EQL } \{\text{src2 string}\};$ 

 $V \leftarrow 0$ ;  $C \leftarrow 0$ ;

#### exception

reserved operand

### opcodes

CMPP3 35

Compare Packed 3 Operand

37 CMPP4 Compare Packed 4 Operand

**DESCRIPTION** In 3 operand format, the source 1 string specified by the length and source 1 address operands is compared to the source 2 string specified by the length and source 2 address operands. The only action is to affect the condition codes.

> In 4 operand format, the source 1 string specified by the source 1 length and source 1 address operands is compared to the source 2 string specified by the source 2 length and source 2 address operands. The only action is to affect the condition codes.

# NOTES

1 After execution of CMPP3 or CMPP4:

RO =

R1 = address of the byte containing the most-significant digit of string1

R2 =

R3 =address of the byte containing the most-significant digit of string2

**2** R0 through R3 and the condition codes are UNPREDICTABLE if the source strings overlap, if either string contains an invalid nibble, or if a reserved operand abort occurs.

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

**Decimal String Instructions—CVTLP** 

# **CVTLP**

Convert Long to Packed<sup>1</sup>

### **FORMAT**

opcode src.rl, dstlen.rw, dstaddr.ab

### condition codes

N ← {dst string} LSS 0; Z ← {dst string} EQL 0; V ← {decimal overflow}; C ← 0;

# exceptions

reserved operand decimal overflow

### opcodes

F9 CVTLP

Convert Long to Packed

### **DESCRIPTION**

The source operand is converted to a packed decimal string and the destination string operand specified by the destination length and destination address operands is replaced by the result.

### NOTES

1 After execution:

R0 = 0

R1 = 0

R2 = 0

R3 = address of the byte containing the most-significant digit of the destination string

- **2** The destination string, R0 through R3, and the condition codes are UNPREDICTABLE on a reserved operand abort.
- **3** Overlapping operands produce correct results.

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

Decimal String Instructions—CVTPL

# **CVTPL**

Convert Packed to Long<sup>1</sup>

### **FORMAT**

opcode srclen.rw, srcaddr.ab, dst.wl

#### condition codes

 $N \leftarrow dst LSS 0;$ 

 $Z \leftarrow dst EQL 0;$ 

 $V \leftarrow \{\text{integer overflow}\};$ 

 $C \leftarrow 0$ ;

### exceptions

reserved operand integer overflow

### opcodes

36 CVTPL

Convert Packed to Long

### DESCRIPTION

The source string specified by the source length and source address operands is converted to a longword and the destination operand is replaced by the result.

### **NOTES**

1 After execution:

RO = 0

R1 = address of the byte containing the most-significant digit of the source string

R2 = 0

R3 = 0

- **2** The destination operand, R0 through R3, and the condition codes are UNPREDICTABLE on a reserved operand abort, or if the string contains an invalid nibble.
- **3** The destination operand is stored after the registers are updated as specified in note 1. Thus, R0 through R3 may be used as the destination operand.
- 4 If the source string has a value outside the range -2,147,483,648 through +2,147,483,647, integer overflow occurs and the destination operand is replaced by the low-order 32 bits of the correctly signed infinite precision conversion. Thus, on overflow the sign of the destination may be different from the sign of the source.
- 5 Overlapping operands produce correct results.

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

**Decimal String Instructions—CVTPS** 

# **CVTPS**

Convert Packed to Leading Separate Numeric<sup>1</sup>

### **FORMAT**

opcode srclen.rw, srcaddr.ab, dstlen.rw, dstaddr.ab

### condition codes

N ← {src string} LSS 0; Z ← {src string} EQL 0; V ← {decimal overflow}; C ← 0;

### exceptions

reserved operand decimal overflow

### opcodes

08 CVTPS

Convert Packed to Leading Separate Numeric

## **DESCRIPTION**

The source packed decimal string specified by the source length and source address operands is converted to a leading separate numeric string. The destination string specified by the destination length and destination address operands is replaced by the result.

Conversion is effected by replacing the lowest-addressed byte of the destination string with the ASCII character "+" or "-", determined by the sign of the source string. The remaining bytes of the destination string are replaced by the ASCII representations of the values of the corresponding packed decimal digits of the source string.

# NOTES

1 After execution:

RO = 0

R1 = address of the byte containing the most-significant digit of the source string

R2 = 0

R3 = address of the sign byte of the destination string

- 2 The destination string, R0 through R3, and the condition codes are UNPREDICTABLE if the destination string overlaps the source string, the source string contains an invalid nibble, or a reserved operand abort occurs.
- **3** This instruction produces an ASCII "+" or "-" in the sign byte of the destination string.

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

**Decimal String Instructions—CVTPS** 

- **4** If decimal overflow occurs, the value stored in the destination may be different from the value indicated by the condition codes (Z and N bits).
- **5** If the conversion produces a -0 without overflow, the destination leading separate numeric string is changed to a +0 representation.

**Decimal String Instructions—CVTPT** 

# CVTPT

Convert Packed to Trailing Numeric<sup>1</sup>

# **FORMAT**

opcode srclen.rw, srcaddr.ab, tbladdr.ab, dstlen.rw, dstaddr.ab

### condition codes

N ← {src string} LSS 0; Z ← {src string} EQL 0; V ← {decimal overflow}; C ← 0;

### exceptions

reserved operand decimal overflow

### opcodes

24 CVTPT

Convert Packed to Trailing Numeric

# DESCRIPTION

The source packed decimal string specified by the source length and source address operands is converted to a trailing numeric string. The destination string specified by the destination length and destination address operands is replaced by the result. The condition code N and Z bits are affected by the value of the source packed decimal string.

Conversion is effected by using the highest-addressed byte of the source string (that is, the byte containing the sign and the least-significant digit), even if the source string value is -0. This byte is used as an unsigned index into a 256-byte table whose first entry (entry number 0) address is specified by the table address operand. The byte read out of the table replaces the least-significant byte of the destination string. The remaining bytes of the destination string are replaced by the ASCII representations of the values of the corresponding packed decimal digits of the source string.

# **NOTES**

1 After execution:

RO = 0

R1 = address of the byte containing the most-significant digit of the source string

R2 = 0

R3 = address of the most-significant digit of the destination string

2 The destination string, R0 through R3, and the condition codes are UNPREDICTABLE if the destination string overlaps the source string or the table; if the source string or the table contains an invalid nibble; or if a reserved operand abort occurs.

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

**Decimal String Instructions—CVTPT** 

- **3** The condition codes are computed on the value of the source string even if overflow results. In particular, condition code N is set if and only if the source is nonzero and contains a minus sign.
- **4** By appropriate specification of the table, conversion to any form of trailing numeric string may be realized. See Section 8 for the preferred form of trailing overpunch, zoned and unsigned data. In addition, the table may be set up for absolute value, negative absolute value, or negated conversions. The translation table may be referenced even if the length of the destination string is 0.
- **5** Decimal overflow occurs if the destination string is too short to contain the converted result of a nonzero packed decimal source string (not including leading 0s). Conversion of a source string with 0 value never results in overflow. Thus, conversion of a nonzero source string to a zero-length destination string results in overflow.
- **6** If decimal overflow occurs, the value stored in the destination may be different from the value indicated by the condition codes (Z and N bits).

**Decimal String Instructions—CVTSP** 

# **CVTSP**

Convert Leading Separate Numeric to Packed<sup>1</sup>

### **FORMAT**

opcode srclen.rw, srcaddr.ab, dstlen.rw, dstaddr.ab

condition codes

N ← {dst string} LSS 0; Z ← {dst string} EQL 0; V ← {decimal overflow}; C ← 0;

exceptions

reserved operand decimal overflow

opcodes

09 CVTSP

Convert Leading Separate Numeric to Packed

### DESCRIPTION

The source numeric string specified by the source length and source address operands is converted to a packed decimal string and the destination string specified by the destination address and destination length operands is replaced by the result.

### NOTES

- **1** A reserved operand abort occurs if:
  - The length of the source leading separate numeric string is outside the range 0 through 31
  - The length of the destination packed decimal string is outside the range 0 through 31
  - The source string contains an invalid byte. An invalid byte is any character other than an ASCII "0" through "9" in a digit byte or an ASCII "+", " < space > ", or "-" in the sign byte.
- 2 After execution:

RO = 0

R1 = address of the sign byte of the source string

R2 = 0

R3 = address of the byte containing the most-significant digit of the destination string

**3** The destination string, R0 through R3, and the condition codes are UNPREDICTABLE if the destination string overlaps the source string, or if a reserved operand abort occurs.

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

**Decimal String Instructions—CVTTP** 

# CVTTP

Convert Trailing Numeric to Packed<sup>1</sup>

### **FORMAT**

opcode srclen.rw, srcaddr.ab, tbladdr.ab, dstlen.rw, dstaddr.ab

#### condition codes

N ← {dst string}LSS 0; Z ← {dst string} EQL 0; V ← {decimal overflow}; C ← 0:

# exceptions

reserved operand decimal overflow

### opcodes

26 CVTTP

Convert Trailing Numeric to Packed

### DESCRIPTION

The source trailing numeric string specified by the source length and source address operands is converted to a packed decimal string, and the destination packed decimal string specified by the destination address and destination length operands is replaced by the result.

Conversion is effected by using the highest-addressed (trailing) byte of the source string as an unsigned index into a 256-byte table whose first entry (entry number 0) is specified by the table address operand. The byte read out of the table replaces the highest-addressed byte of the destination string (that is, the byte containing the sign and the least-significant digit). The remaining packed digits of the destination string are replaced by the low-order 4 bits of the corresponding bytes in the source string.

- 1 A reserved operand abort occurs if:
  - The length of the source trailing numeric string is outside the range 0 through 31
  - The length of the destination packed decimal string is outside the range 0 through 31
  - The source string contains an invalid byte. An invalid byte is any value other than ASCII "0" through "9" in any high-order byte (that is, any byte except the least-significant byte)
  - The translation of the least-significant digit produces an invalid packed decimal digit or sign nibble

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

# **Decimal String Instructions—CVTTP**

#### **2** After execution:

- RO = 0
- R1 = address of the most-significant digit of the source string
- R2 = 0
- R3 = address of the byte containing the most-significant digit of the destination string
- **3** The destination string, R0 through R3, and the condition codes are UNPREDICTABLE if the destination string overlaps the source string or the table, or if a reserved operand abort occurs.
- **4** If the convert instruction produces a -0 without overflow, the destination packed decimal string is changed to a +0 representation, condition code N is cleared, and Z is set.
- **5** If the length of the source string is 0, the destination packed decimal string is set identically equal to 0, and the translation table is not referenced.
- 6 By appropriate specification of the table, conversion from any form of trailing numeric string may be realized. See Section 8 for the preferred form of trailing overpunch, zoned and unsigned data. In addition, the table may be set up for absolute value, negative absolute value, or negated conversions.
- 7 If the table translation produces a sign nibble containing any valid sign, the preferred sign representation is stored in the destination packed decimal string.

Decimal String Instructions—DIVP

# DIVP

Divide Packed<sup>1</sup>

### **FORMAT**

opcode divrlen.rw, divraddr.ab, divdlen.rw, divdaddr.ab, quolen.rw, quoaddr.ab

#### condition codes

N ← {quo string} LSS 0; Z ← {quo string} EQL 0; V ← {decimal overflow};

### exceptions

reserved operand decimal overflow divide by 0

### opcodes

DIVP

27

Divide Packed

### DESCRIPTION

The dividend string specified by the dividend length and dividend address operands is divided by the divisor string specified by the divisor length and divisor address operands. The quotient string specified by the quotient length and quotient address operands is replaced by the result.

- 1 This instruction allocates a 16-byte workspace on the stack. After execution, SP is restored to its original contents, and the contents of {(SP)-16}:{(SP)-1} are UNPREDICTABLE.
- **2** The division is performed such that:
  - The absolute value of the remainder (which is lost) is less than the absolute value of the divisor
  - The product of the absolute value of the quotient times the absolute value of the divisor is less than or equal to the absolute value of the dividend
  - The sign of the quotient is determined by the rules of algebra from the signs of the dividend and the divisor; if the value of the quotient is 0, the sign is always positive

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

# **Decimal String Instructions—DIVP**

#### **3** After execution:

- RO = 0
- R1 = address of the byte containing the most-significant digit of the divisor string
- R2 = 0
- R3 = address of the byte containing the most-significant digit of the dividend string
- R4 =
- R5 = address of the byte containing the most-significant digit of the quotient string
- **4** The quotient string, R0 through R5, and the condition codes are UNPREDICTABLE if the quotient string overlaps the divisor or dividend strings; if the divisor or dividend string contains an invalid nibble; if the divisor is 0; or if a reserved operand abort occurs.

**Decimal String Instructions—MOVP** 

# MOVP

Move Packed<sup>1</sup>

#### **FORMAT**

opcode len.rw, srcaddr.ab, dstaddr.ab

#### condition codes

 $N \leftarrow \{dst string\} LSS 0; Z \leftarrow \{dst string\} EQL 0;$ 

V ← 0; C ← C;

#### exception

reserved operand

#### opcodes

34 MOVP

Move Packed

### DESCRIPTION

The destination string specified by the length and destination address operands is replaced by the source string specified by the length and source address operands.

### NOTES

1 After execution:

RO = C

R1 = address of the byte containing the most-significant digit of the source string

R2 = 0

R3 = address of the byte containing the most-significant digit of the destination string

- **2** The destination string, R0 through R3, and the condition codes are UNPREDICTABLE if the destination string overlaps the source string; if the source string contains an invalid nibble; or if a reserved operand abort occurs.
- 3 If the source is -0, the result is +0, N is cleared, and Z is set.

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

Decimal String Instructions—MULP

# MULP

Multiply Packed<sup>1</sup>

### **FORMAT**

opcode mulrlen.rw, mulraddr.ab, muldlen.rw, muldaddr.ab, prodlen.rw, prodaddr.ab

#### condition codes

N ← {prod string} LSS 0; Z ← {prod string} EQL 0; V ← {decimal overflow};

exceptions

reserved operand decimal overflow

#### opcodes

25 MULP

**Multiply Packed** 

### **DESCRIPTION**

The multiplicand string specified by the multiplicand length and multiplicand address operands is multiplied by the multiplier string specified by the multiplier length and multiplier address operands. The product string specified by the product length and product address operands is replaced by the result.

#### **NOTES**

1 After execution:

R0 = 0

R1 = address of the byte containing the most-significant digit of the multiplier string

R2 = 0

R3 = address of the byte containing the most-significant digit of the multiplicand string

R4 = 0

R5 = address of the byte containing the most-significant digit of the product string

2 The product string, R0 through R5, and the condition codes are UNPREDICTABLE if the product string overlaps the multiplier or multiplicand strings; if the multiplier or multiplicand strings contain an invalid nibble; or if a reserved operand abort occurs.

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

**Decimal String Instructions—SUBP** 

# SUBP

Subtract Packed<sup>1</sup>

**FORMATS** 

4 operand: opcode

opcode sublen.rw, subaddr.ab,

diflen.rw, difaddr.ab

6 operand: opcode

opcode sublen.rw, subaddr.ab,

minlen.rw, minaddr.ab, diflen.rw, difaddr.ab

condition codes

 $N \leftarrow \{dif string\} LSS 0;$ 

Z ← {dif string} EQL 0; V ← {decimal overflow};

C ← 0;

exceptions

reserved operand decimal overflow

opcodes

22 SUBP4

Subtract Packed 4 Operand

23 SUBP6

Subtract Packed 6 Operand

## DESCRIPTION

In 4 operand format, the subtrahend string specified by the subtrahend length and subtrahend address operands is subtracted from the difference string specified by the difference length and difference address operands, and the difference string is replaced by the result.

In 6 operand format, the subtrahend string specified by the subtrahend length and subtrahend address operands is subtracted from the minuend string specified by the minuend length and minuend address operands. The difference string specified by the difference length and difference address operands is replaced by the result.

### NOTES

1 After execution of SUBP4:

RO = 0

R1 = address of the byte containing the most-significant digit of the subtrahend string

R2 = 0

R3 = address of the byte containing the most-significant digit of the difference string

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

### **Decimal String Instructions—SUBP**

- **2** After execution of SUBP6:
  - RO = 0
  - R1 = address of the byte containing the most-significant digit of the subtrahend string
  - R2 = 0
  - R3 = address of the byte containing the most-significant digit of the minuend string
  - R4 = 0
  - R5 = address of the byte containing the most-significant digit of the difference string
- **3** The difference string, R0 through R3 (R0 through R5 for SUBP6), and the condition codes are UNPREDICTABLE if the difference string overlaps the subtrahend or minuend strings; if the subtrahend, minuend, or difference (4 operand only) strings contain an invalid nibble; or if a reserved operand abort occurs.

**Edit Instruction** 

#### 9.14 Edit Instruction

This instruction is designed to implement the common editing functions that occur in handling fixed-format output. It operates by converting a packed decimal string to a character string. This operation is exemplified by a MOVE to a numeric edited (PICTURE) item in COBOL or PL/I, but the instruction can be used for other applications as well. The operation consists of converting an input packed decimal number to an output character string, generating characters for the output. When converting digits, options include leading zero fill, leading 0 protection, insertion of floating sign, insertion of floating currency symbol, insertion of special sign representations, and blanking an entire field when it is 0.

The operands to the EDITPC instruction are an input packed decimal string descriptor, a pattern specification, and the starting address of the output string. The packed decimal descriptor is a standard VAX operand pair of the length of the decimal string in digits (up to 31) and the starting address of the string. The pattern specification is the starting address of a pattern operation editing sequence that is interpreted much the way that the normal instructions are. The output string is described by its starting address only, because the pattern defines the length unambiguously.

While the EDITPC instruction is operating, it manipulates two character registers and the four condition codes. One character register contains the fill character. This is normally an ASCII blank, but would be changed to an asterisk for check protection. The other character register contains the sign character. Initially this register contains either an ASCII blank or a minus sign, depending upon the sign of the input. The contents of this register can be changed to allow other sign representations such as plus/minus or plus/blank, and can be manipulated in order to output special notations such as CR or DB. The sign register can also be changed to the currency sign in order to implement a floating currency sign. After execution, the condition codes contain the sign of the input (N), the presence of a 0 source (Z), an overflow condition (V), and the presence of significant digits (C). Condition code N is determined at the start of the instruction, and is not changed thereafter (except for correcting a -0 input). The other condition codes are computed and updated as the instruction proceeds. When the EDITPC instruction terminates, registers R0 through R5 contain the conventional values after a decimal instruction.

Edit Instruction—EDITPC

# **EDITPC**

Edit Packed to Character String<sup>1</sup>

#### **FORMAT**

opcode srclen.rw, srcaddr.ab, pattern.ab, dstaddr.ab

#### condition codes

 $N \leftarrow \{\text{src string}\} \text{ LSS } 0; !N < -0 \text{ if src is } -0$ 

 $Z \leftarrow \{\text{src string}\} \text{ EQL } 0;$ 

V ← {decimal overflow}; !nonzero digits lost

 $C \leftarrow \{\text{significance}\};$ 

#### exceptions

reserved operand decimal overflow

#### opcodes

38 EDITPC

Edit Packed to Character String

### DESCRIPTION

The destination string specified by the pattern and destination address operands is replaced by the edited version of the source string specified by the source length and source address operands. The editing is performed according to the pattern string, starting at the address pattern and extending until a pattern end pattern operator (EO\$END) is encountered.

The pattern string consists of 1-byte pattern operators. Some pattern operators take no operands. Some take a repeat count that is contained in the rightmost nibble of the pattern operator itself. The rest take a 1-byte operand that immediately follows the pattern operator. This operand is either an unsigned integer length or a byte character. The individual pattern operators are described on the following pages.

- 1 A reserved operand abort occurs if **srclen** GTRU 31.
- 2 The destination string is UNPREDICTABLE if the source string contains an invalid nibble, if the EO\$ADJUST\_INPUT operand is outside the range 1 through 31, if the source and destination strings overlap, or if the pattern and destination strings overlap.

<sup>&</sup>lt;sup>1</sup> This instruction is not part of the MicroVAX architecture definition.

#### Edit Instruction—EDITPC

#### **3** After execution:

- R0 = length of source string
- R1 = address of the byte containing the most-significant digit of the source string
- R2 = 0
- R3 = address of the byte containing the EO\$END pattern operator
- R4 = 0
- R5 = address of one byte beyond the last byte of the destination string

If the destination string is UNPREDICTABLE, R0 through R5 and the condition codes are UNPREDICTABLE.

- **4** If V is set at the end and DV is enabled, a numeric overflow trap occurs unless the conditions in note 9 are satisfied.
- 5 The destination length is specified exactly by the pattern operators in the pattern string. If the pattern is incorrectly formed or if it is modified during the execution of the instruction, the length of the destination string is UNPREDICTABLE.
- 6 If the source is −0, the result may be −0 unless a fixup pattern operator is included (EO\$BLANK\_ZERO or EO\$REPLACE\_SIGN).
- 7 The contents of the destination string and the memory preceding it are UNPREDICTABLE if the length covered by EO\$BLANK\_ZERO or EO\$REPLACE\_SIGN is 0, or if it is outside the destination string.
- 8 If more input digits are requested by the pattern than are specified, then a reserved operand abort is taken with R0 = -1 and R3 = location of the pattern operator that requested the extra digit. The condition codes and other registers are as specified in note 11. This abort is not continuable.
- **9** If fewer input digits are requested by the pattern than are specified, then a reserved operand abort is taken with R3 = location of EO\$END pattern operator. The condition codes and other registers are as specified in note 11. This abort is not continuable.
- 10 On an unimplemented or reserved pattern operator, a reserved operand fault is taken with R3 = location of the faulting pattern operator. The condition codes and other registers are as specified in note 11. This fault is continuable as long as the defined register state is manipulated according to the pattern operator description and the state specified as ??? is preserved.

# **Edit Instruction—EDITPC**

**11** On a reserved operand exception, as specified in notes 8 through 10, FPD is set and the condition codes and registers are as follows:

N = {src has minus sign}

Z = all source digits 0 so far

V = nonzero digits lost

C = significance

R0 = -zeros < 15:0 > remaining srclen < 15:0 >

R1 = current source location

R2 = ??? 'sign 'fill

R3 = location of edit pattern operator causing exception

R4 = ???

R5 = location of next destination byte

#### Key:

zeros—count of source zeros to supply sign—current contents of sign character register fill—current contents of fill character register

Table 9-1 Summary of EDIT pattern operators

Function	Name	lame Operand Summary			
Insert:					
	EO\$INSERT	ch	Insert character, fill if insignificant		
	EO\$STORE_SIGN	-	Insert sign		
	EO\$FILL	r	Insert fill		
Move:					
	EO\$MOVE	r	Move digits, fill if insignificant		
	EO\$FLOAT	r	Move digits, floating sign		
	EO\$END_FLOAT	-	End floating sign		
Fixup:					
	EO\$BLANK_ZERO	len	Fill backward when 0		
	EO\$REPLACE_SIGN	len	Replace with fill if -0		

#### Key:

ch-one character

r—repeat count in the range 1 through 15 len—length in the range 1 through 255

Edit Instruction—EDITPC

Table 9-1 (Cont.) Summary of EDIT pattern operators

Function	Name	Operand	Summary
Load:			
	EO\$LOAD_FILL	ch	Load fill character
	EO\$LOAD_SIGN	ch	Load sign character
	EO\$LOAD_PLUS	ch	Load sign character if positive
	EO\$LOAD_MINUS	ch	Load sign character if negative
Control:			
	EO\$SET_SIGNIF	-	Set significance flag
	EO\$CLEAR_SIGNIF	-	Clear significance flag
	EO\$ADJUST_INPUT	len	Adjust source length
	EO\$END	-	End edit
EDIT patte	rn operator encoding		

Hex	Symbol	Notes
00	EO\$END	
01	EO\$END_FLOAT	
02	EO\$CLEAR_SIGNIF	
03	EO\$SET_SIGNIF	
04	EO\$STORE_SIGN	
051F	Reserved to DIGITAL	
203F	Reserved for all time	
40	EO\$LOAD_FILL	Character is in next byte
41	EO\$LOAD_SIGN	Character is in next byte
42	EO\$LOAD_PLUS	Character is in next byte
43	EO\$LOAD_MINUS	Character is in next byte
44	EO\$INSERT	Character is in next byte
45	EO\$BLANK_ZERO	Unsigned length is in next byte
46	EO\$REPLACE_SIGN	Unsigned length is in next byte
47	EO\$ADJUST_INPUT	Unsigned length is in next byte
485F	Reserved to DIGITAL	
607F	Reserved to CSS and customers	
80,90,A0	Reserved to DIGITAL	
818F	EO\$FILL	

#### Key:

ch—one character

r—repeat count in the range 1 through 15 len—length in the range 1 through 255

#### **Edit Instruction—EDITPC**

Table 9-1 (Cont.) Summary of EDIT pattern operators

Hex	Symbol	Notes
919F	EO\$MOVE	Repeat count is $<$ 3:0 $>$
A1AF	EO\$FLOAT	
BOFE	Reserved to DIGITAL	
FF	Reserved for all time	

#### Key:

ch-one character

r-repeat count in the range 1 through 15

len—length in the range 1 through 255

The following pages define each pattern operator in a format similar to that of the normal instruction descriptions. In each case, if there is an operand it is either a repeat count (r) from 1 through 15, an unsigned byte length (len), or a character byte (ch).

The following definitions are also used:

fill = R2<7:0> sign = R2<15:8>

See the VAX-11 Architecture Reference Manual for more detailed information.

Edit Instruction—EO\$ADJUST\_INPUT

# **EO\$ADJUST\_INPUT**

Adjust Input Length

**FORMAT** 

opcode pattern len

pattern operators

47 EO\$ADJUST\_INPUT

Adjust Input Length

#### DESCRIPTION

The EO\$ADJUST\_INPUT pattern operator is followed by an unsigned byte integer length in the range 1 through 31. If the source string has more digits than this length, the excess leading digits are read and discarded. If any discarded digits are nonzero then overflow is set, significance is set, and zero is cleared. If the source string has fewer digits than this length, a counter is set of the number of leading 0s to supply. This counter is stored as a negative number in R0 < 31:16 >.

### NOTE

If the length is not in the range 1 through 31, the destination string, condition codes, and R0 through R5 are UNPREDICTABLE.

Edit Instruction—EO\$BLANK\_ZERO

# EO\$BLANK\_ZERO

Blank Backwards When Zero

**FORMAT** 

opcode pattern len

pattern operators

45 EO\$BLANK\_ZERO

Blank Backwards When Zero

### **DESCRIPTION**

The EO\$BLANK\_ZERO pattern operator is followed by an unsigned byte integer length. If the value of the source string is 0, then the contents of the fill register are stored into the last length bytes of the destination string.

- 1 The length must be nonzero and within the destination string already produced. If it is not, the contents of the destination string and the memory preceding it are UNPREDICTABLE.
- 2 This pattern operator is used to blank out any characters stored in the destination under a forced significance such as a sign or the digits following the radix point.

Edit Instruction—EO\$END

<b>EOSEN</b>	1D
--------------	----

**End Edit** 

**FORMAT** opcode pattern

pattern operators

00 EO\$END

**End Edit** 

**DESCRIPTION** The EO\$END pattern operator terminates the edit operation.

- 1 If there are still input digits, a reserved operand abort is taken.
- **2** If the source value is -0, the N condition code is cleared.

Edit Instruction—EO\$END\_FLOAT

# **EO\$END\_FLOAT**

**End Floating Sign** 

**FORMAT** 

opcode pattern

pattern operators

01 EO\$END\_FLOAT

**End Floating Sign** 

**DESCRIPTION** 

The EO\$END\_FLOAT pattern operator terminates a floating sign operation. If the floating sign has not yet been placed in the destination (that is, if significance is not set), the contents of the sign register are stored in the destination, and significance is set.

NOTE

This pattern operator is used after a sequence of one or more EO\$FLOAT pattern operators that start with significance clear. The EO\$FLOAT sequence can include intermixed EO\$INSERTs and EO\$FILLs.

Edit Instruction—EO\$FILL

# **EO\$FILL**

Store Fill

FORMAT opcode pattern r

pattern operators

8x EO\$FILL

Store Fill

### **DESCRIPTION**

The rightmost nibble of the pattern operator is the repeat count. The EO\$FILL pattern operator places the contents of the fill register into the destination the number of times specified by the repeat count.

### NOTE

This pattern operator is used for fill (blank) insertion.

Edit Instruction—EO\$FLOAT

# **EO\$FLOAT**

Float Sign

#### **FORMAT**

opcode pattern r

#### pattern operators

Ax EO\$FLOAT

Float Sign

**DESCRIPTION** The EO\$FLOAT pattern operator moves digits, floating the sign across insignificant digits. The rightmost nibble of the pattern operator is the repeat count. For the number of times specified in the repeat count, the following algorithm is executed:

> The next digit from the source is examined. If it is nonzero and significance is not yet set, then the contents of the sign register are stored in the destination, significance is set, and zero is cleared. If the digit is significant, it is stored in the destination; otherwise, the contents of the fill register is stored in the destination.

- 1 If r is greater than the number of digits remaining in the source string, a reserved operand abort is taken.
- 2 This pattern operator is used to move digits with a floating arithmetic sign. The sign must already be set up as for EO\$STORE\_SIGN. A sequence of one or more EO\$FLOATs can include intermixed EO\$INSERTs and EO\$FILLs. Significance must be clear before the first pattern operator of the sequence. The sequence must be terminated by one EO\$END\_FLOAT.
- **3** This pattern operator is used to move digits with a floating currency sign. The sign must already be set up with an EO\$LOAD\_SIGN. A sequence of one or more EO\$FLOATs can include intermixed EO\$INSERTs and EO\$FILLs. Significance must be clear before the first pattern operator of the sequence. The sequence must be terminated by one EO\$END\_FLOAT.

Edit Instruction—EO\$INSERT

# **EO\$INSERT**

**Insert Character** 

**FORMAT** 

opcode pattern ch

pattern operators

44 EO\$INSERT

Insert Character

#### DESCRIPTION

The EO\$INSERT pattern operator is followed by a character. If significance is set, then the character is placed into the destination. If significance is not set, then the contents of the fill register are placed into the destination.

#### NOTE

This pattern operator is used for blankable inserts (for example, comma) and fixed inserts (for example, slash). Fixed inserts require that significance be set (by EO\$SET\_SIGNIF or EO\$END\_FLOAT).

Edit Instruction—EO\$LOAD\_

# EO\$LOAD\_

**Load Register** 

#### **FORMAT** opcode pattern ch pattern 40 EO\$LOAD\_FILL Load Fill Register operators EO\$LOAD\_SIGN 41 Load Sign Register 42 EO\$LOAD\_PLUS Load Sign Register If Plus EO\$LOAD\_MINUS Load Sign Register If Minus

**DESCRIPTION** The pattern operator is followed by a character. For EO\$LOAD\_FILL, this character is placed into the fill register. For EO\$LOAD\_SIGN, this character is placed into the sign register. For EO\$LOAD\_PLUS, this character is placed into the sign register if the source string has a positive sign. For EO\$LOAD\_MINUS, this character is placed into the sign register if the source string has a negative sign.

- **1** EO\$LOAD\_FILL is used to set up check protection (\* instead of space).
- **2** EO\$LOAD\_SIGN is used to set up a floating currency sign.
- **3** EO\$LOAD\_PLUS is used to set up a nonblank plus sign.
- 4 EO\$LOAD\_MINUS is used to set up a nonminus minus sign (such as CR, DB, or the PL/I +).

Edit Instruction—EO\$MOVE

# **EO\$MOVE**

**Move Digits** 

### **FORMAT**

opcode pattern r

# pattern operators

9x EO\$MOVE

**Move Digits** 

#### DESCRIPTION

The EO\$MOVE pattern operator moves digits, filling for insignificant digits. The rightmost nibble of the pattern operator is the repeat count. For the number of times specified in the repeat count, the following algorithm is executed:

The next digit is moved from the source to the destination. If the digit is nonzero, significance is set and zero is cleared. If the digit is not significant (that is, a leading 0) it is replaced by the contents of the fill register in the destination.

- 1 If r is greater than the number of digits remaining in the source string, a reserved operand abort is taken.
- 2 This pattern operator is used to move digits without a floating sign. If leading-zero suppression is desired, significance must be clear. If leading 0s should be explicit, significance must be set. A string of EO\$MOVEs intermixed with EO\$INSERTs and EO\$FILLs will handle suppression correctly.
- **3** If check protection (\*) is desired, EO\$LOAD\_FILL must precede the EO\$MOVE.

Edit Instruction—EO\$REPLACE\_SIGN

# **EO\$REPLACE\_SIGN**

Replace Sign When Zero

**FORMAT** 

opcode pattern len

pattern operators

46 EO\$REPLACE\_SIGN

Replace Sign When Zero

#### DESCRIPTION

The EO\$REPLACE\_SIGN pattern operator is followed by an unsigned byte integer length. If the value of the source string is 0 (that is, if Z is set), then the contents of the fill register are stored in the byte of the destination string that is **len** bytes before the current position.

- 1 The length must be nonzero and within the destination string already produced. If it is not, the contents of the destination string and the memory preceding it are UNPREDICTABLE.
- 2 This pattern operator can be used to correct a stored sign (EO\$END\_FLOAT or EO\$STORE\_SIGN) if a minus was stored and the source value turned out to be 0.

Edit Instruction—EO\$\_SIGNIF

# **EO\$\_SIGNIF**

Significance

FORMAT opcode pattern

pattern operators

02 EO\$CLEAR\_SIGNIF Clear Significance
03 EO\$SET\_SIGNIF Set Significance

**DESCRIPTION** 

The significance indicator is set or cleared. This controls the treatment of leading 0s (leading 0s are 0 digits for which the significance indicator is clear).

- 1 EO\$CLEAR\_SIGNIF is used to initialize leading-zero suppression (EO\$MOVE) or floating sign (EO\$FLOAT) following a fixed insert (EO\$INSERT with significance set).
- **2** EO\$SET\_SIGNIF is used to avoid leading-zero suppression (before EO\$MOVE) or to force a fixed insert (before EO\$INSERT).

Edit Instruction—EO\$STORE\_SIGN

# **EO\$STORE\_SIGN**

Store Sign

FORMAT opcode

opcode pattern

pattern operators

04 EO\$STORE\_SIGN

Store Sign

**DESCRIPTION** 

The EO\$STORE\_SIGN pattern operator places contents of the sign register into the destination.

NOTE

This pattern operator is used for any nonfloating arithmetic sign. It should be preceded by a EO\$LOAD\_PLUS and/or EO\$LOAD\_MINUS if the default sign convention is not desired.

Other VAX Instructions

# 9.15 Other VAX Instructions

	Description and Opcode	Number of Instructions
1.	Probe {Read, Write} Accessibility PROBE{R,W} mode.rb, len.rw, base.ab	2
2.	Change Mode CHM{K,E,S,U} param.rw, {-(ySP).w*} Where y=MINU(x, PSL < current_mode > )	4
3.	Return from Exception or Interrupt REI {(SP)+.r*}	1
4.	Load Process Context LDPCTX {PCB.r*, -(KSP).w*}	1
5.	Save Process Context SVPCTX {(SP)+.r*, PCB.w*}	1
6.	Move To Process Register MTPR src.rl, procreg.rl	1
7.	Move From Processor Register MFPR procreg.rl, dst.wl	1

Other VAX Instructions—PROBEX

# **PROBEX**

Probe Accessibility

#### **FORMAT**

opcode mode.rb, len.rw, base.ab

#### condition codes

 $N \leftarrow 0$ ;

 $Z \leftarrow \text{if } \{\text{both accessible}\} \text{ then } 0 \text{ else } 1;$ 

← 0;

← C;

#### exception

translation not valid

#### opcodes

OC. **PROBER**  Probe Read Accessibility

OD

**PROBEW** 

Probe Write Accessibility

### DESCRIPTION

The PROBE instruction checks the read or write accessibility of the first and last byte specified by the base address and the zero-extended length. Note that the bytes in between are not checked. System software must check all pages between the two end bytes if they will be accessed.

The protection is checked against the larger (and therefore less privileged) of the modes specified in bits <1:0> of the mode operand and the previous mode field of the PSL. Note that probing with a mode operand of 0 is equivalent to probing the mode specified in PSL < previous-mode > .

# **EXAMPLE**

MOVL 4(AP).RO

; Copy the address of first arg so

PROBER #0, #4, (RO)

that it cannot be changed Verify that the longword pointed to by the first arg could be read by the previous access mode

Note that the arg list itself must already have been probed

; Branch if either byte gives an

access violation

MOVQ 8(AP),RO

violation

BEQL

; Copy length and address of buffer arg so that they cannot change

#### Other VAX Instructions—PROBEx

PROBEW #0,R0,(R1)

; Verify that the buffer described by ; the 2nd and 3rd args could be ; written by the previous access ; mode

; Note that the arg list must already ; have been probed and that the 2nd ; arg must be known to be less than : 512

BEQL violation ; Branch if either byte gives an

; access violation

See the VAX-11 Architecture Reference Manual for a description of the operation of PROBE on each of the virtual addresses it is checking. Note that probing an address returns only the accessibility of the page(s) and has no effect on their residency. However, probing a process address may cause a page fault in the system address space on the per-process page tables.

- 1 If the valid bit of the examined page table entry is set, it is UNPREDICTABLE whether the modify bit of the examined page table entry is set by a PROBEW. If the valid bit is clear, the modify bit is not changed.
- **2** Except for note 1, above, the valid bit of the page table entry, PTE <31>, mapping the probed address is ignored.
- **3** A length violation gives a status of "not-accessible."
- **4** On the probe of a process virtual address, if the valid bit of the system page table entry is 0, then a Translation Not Valid Fault occurs. This allows for the demand paging of the process page tables.
- 5 On the probe of a process virtual address, if the protection field of the system page table entry indicates No Access, then a status of "not-accessible" is given. Thus, a single No Access page table entry in the system map is equivalent to 128 No Access page table entries in the process map.

Other VAX Instructions—CHM

# CHM

Change Mode

#### **FORMAT**

code.rw opcode

#### condition codes

 $N \leftarrow 0$ ;  $Z \leftarrow 0$ ;  $V \leftarrow 0$ ;  $C \leftarrow 0$ ;

#### exception

halt

#### opcodes

ВС	CHMK	Change Mode to Kernel
BD	CHME	Change Mode to Executive
BE	CHMS	Change Mode to Supervisor
BF	CHMU	Change Mode to User

**DESCRIPTION** Change Mode instructions allow processes to change their access mode in a controlled manner. The instruction only increases privilege (that is, decreases the access mode).

> A change in mode also results in a change of stack pointers; the old pointer is saved, and the new pointer is loaded. The PSL, PC, and code passed by the instruction are pushed onto the stack of the new mode. The saved PC addresses the instruction following the CHMx instruction. The code is sign extended. After execution, the appearance of the new stack is:

sign-extended code	T		
PC of next instruction	1		: (SP)
old PSL	+		
old PSL	1	PC of next instruction	
	+		
<b>+</b>	1	old PSL	
	+	+	

The destination mode selected by the opcode is used to obtain a location from the System Control Block. This location addresses the CHMx dispatcher for the specified mode. If the vector <1:0> code NEQU 0, then the operation is UNDEFINED.

#### NOTES

1 As usual for faults, any Access Violation or Translation Not Valid fault saves PC and PSL, and leaves SP as it was at the beginning of the instruction except for any pushes onto the kernel stack.

Other VAX Instructions—CHM

- 2 The noninterrupt stack pointers may be fetched and stored either in privileged registers or in their allocated slots in the PCB. Only LDPCTX and SVPCTX always fetch and store in the PCB (see Chapter 7 of the VAX-11 Architecture Reference Manual). MFPR and MTPR always fetch and store the pointers whether in registers or the PCB.
- **3** By software convention, negative codes are reserved to CSS and customers.

#### **EXAMPLES**

CHMK #7 ; Request the kernel mode service ; specified by code 7

CHME #4 ; Request the executive mode service ; specified by code 4

CHMS #-2 ; Request the supervisor mode service ; specified by customer code -2

Other VAX Instructions—REI

# REI

Return from Exception or Interrupt

#### **FORMAT**

### opcode

#### condition codes

```
N \leftarrow \text{saved PSL} < 3 > 
Z \leftarrow \text{saved PSL} < 2 > ;
 V \leftarrow \text{saved PSL} < 1 > ;
C \leftarrow \text{saved PSL} < 0 > ;
```

#### exception

reserved operand

#### opcodes

Return from Exception or Interrupt

**DESCRIPTION** A longword is popped from the current stack and held in a temporary PC. A second longword is popped from the current stack and held in a temporary PSL. Validity of the popped PSL is checked. The current stack pointer is saved and a new stack pointer is selected according to the new PSL CUR\_MOD and IS fields (see section on Stack Status Bits in Chapter 6 of the VAX-11 Architecture Reference Manual). The level of the highest privilege AST is checked against the current mode to see whether a pending AST can be delivered. Execution resumes with the instruction being executed at the time of the exception or interrupt. Any instruction lookahead in the processor is reinitialized.

- 1 The exception or interrupt service routine is responsible for restoring any registers saved and removing any parameters from the stack.
- 2 As usual for faults, any Access Violation or Translation Not Valid conditions on the stack pops restore the stack pointer and fault.
- 3 The noninterrupt stack pointers may be fetched and stored either in privileged registers or in their allocated slots in the PCB. Only LDPCTX and SVPCTX always fetch and store in the PCB (see Chapter 7 of the VAX-11 Architecture Reference Manual). MFPR and MTPR always fetch and store the pointers, whether in registers or in the PCB.

Other VAX Instructions—LDPCTX

# **LDPCTX**

**Load Process Context** 

#### **FORMAT**

opcode

#### condition codes

 $N \leftarrow N$ ;

 $Z \leftarrow Z;$   $V \leftarrow V;$ 

V ← V; C ← C;

#### exceptions

reserved operand privileged instruction

#### opcodes

06 LDPCTX

**Load Process Context** 

#### DESCRIPTION

The PCB is specified by the privileged register PCB base. The general registers are loaded from the PCB. The memory management registers describing the process address space are also loaded and the process entries in the translation buffer are cleared. Execution is switched to the kernel stack. The PC and PSL are moved from the PCB to the stack, suitable for use by a subsequent REI instruction.

- 1 Some processors keep a copy of each of the per-process stack pointers in internal registers. In those processors, LDPCTX loads the internal registers from the PCB. Processors that do not keep a copy of all four per-process stack pointers in internal registers keep only the current access mode register in an internal register and switch this with the PCB contents whenever the current access mode field changes.
- **2** Some implementations may not perform some or all of the reserved operand checks.

Other VAX Instructions—SVPCTX

# **SVPCTX**

Save Process Context

#### **FORMAT**

opcode

#### condition codes

 $N \leftarrow N$ ;

 $Z \leftarrow Z$ ;  $V \leftarrow V$ ;

C ← C;

#### exception

privileged instruction

#### opcodes

SVPCTX

Save Process Context

**DESCRIPTION** The Process Control Block is specified by the privileged register Process Control Block Base. The general registers are saved into the PCB. The PC and PSL currently on the top of the current stack are popped and stored in the PCB. If a SVPCTX instruction is executed when the Interrupt Stack (IS) is clear, then IS is set, the interrupt stack pointer is activated, and IPL is maximized with 1 because of the switch to the interrupt stack.

- 1 The map, ASTLVL, and PME contents of the PCB are not saved because they are rarely changed. Thus, not writing them saves overhead.
- **2** Some processors keep a copy of each of the per-process stack pointers in internal registers. In those processors, SVPCTX stores the internal registers in the PCB. Processors that do not keep a copy of all four perprocess stack pointers in internal registers keep only the current access mode register in an internal register and switch this access mode register with the PCB contents whenever the current access mode field changes.
- **3** Between the SVPCTX instruction that saves the state for one process and the LDPCTX that loads the state of another, the internal stack pointers may not be referenced by MFPR or MTPR instructions. This implies that interrupt service routines invoked at a priority higher than the lowest one used for context switching must not reference the process stack pointers.

Other VAX Instructions-MTPR

# **MTPR**

Move to Processor Register

#### **FORMAT**

### opcode src.rl, procreg.rl

#### **Condition Codes**

#### exceptions

reserved operand fault reserved instruction fault

#### opcodes

MTPR

DA

Move to Processor Register

#### **DESCRIPTION**

Loads the source operand specified by **src** into the processor register specified by **procreg**. The **procreg** operand is a longword that contains the processor register number. Execution may have register-specific side effects.

- 1 If the processor internal register does not exist, a reserved operand fault occurs.
- **2** A reserved instruction fault occurs if instruction execution is attempted in other than kernel mode.
- **3** A reserved operand fault occurs on a move to a read-only register.

Other VAX Instructions—MFPR

# **MFPR**

Move from Processor Register

#### **FORMAT**

opcode procreg.rl, dst.wl

#### **Condition codes**

#### exceptions

reserved operand fault reserved instruction fault

#### opcodes

DB MFPR

Move from Processor Register

# **DESCRIPTION**

The destination operand is replaced by the contents of the processor register specified by **procreg**. The **procreg** operand is a longword that contains the processor register number. Execution may have register-specific side effects.

- 1 If the processor internal register does not exist, a reserved operand fault occurs.
- **2** A reserved instruction fault occurs if instruction execution is attempted in other than kernel mode.
- **3** A reserved operand fault occurs on a move from a write-only register.

Other VAX Instructions—BUG

# BUG

**Bugcheck** 

**FORMAT** opcode message.bx

condition codes  $N \leftarrow N$ ;

 $Z \leftarrow Z$ ;


 $V \leftarrow V$ ; C ← C;

exception reserved instruction

opcodes **FEFF BUGW** Bugcheck with word message identifier

> **BUGL FDFF** Bugcheck with longword message identifier

**DESCRIPTION** The hardware treats these opcodes as Reserved to DIGITAL and as faults. The VAX/VMS operating system treats them as requests to report software detected errors. The inline message identifier is zero extended to a longword (BUGW) and interpreted as a condition value (see the VAX Procedure Calling and Condition Handling Standard in the Introduction to VAX/VMS System Routines). If the process is privileged to report bugs, a log entry is made. If the process is not privileged, a reserved instruction is signalled.



# **A** ASCII Character Set

Table A-1 lists the ASCII characters and the decimal and hexadecimal codes for each.

Table A-1 Decimal, Hexadecimal, and ASCII Conversion

Dec	Hex	ASCII	Dec	Hex	ASCII	Dec	Hex	ASCII	Dec	Hex	ASCII
00	00	NUL	32	20	SP	64	40	@	96	60	
01	01	SOH	33	21	!	65	41	Α	97	61	a
02	02	STX	34	22	"	66	42	В	98	62	b
03	03	ETX	35	23	#	67	43	С	99	63	С
04	04	EOT	36	24	\$	68	44	D	100	64	d
05	05	ENQ	37	25	%	69	45	E	101	65	е
06	06	ACK	38	26	&	70	46	F	102	66	f
07	07	BEL	39	27	1	71	47	G	103	67	9
80	80	BS	40	28	(	72	48	Н	104	68	h
09	09	HT	41	29	)	73	49	1	105	69	i
10	OA	LF	42	2A	*	74	4A	J	106	6A	j
11	OB	VT	43	2B	+	75	4B	K	107	6B	k
12	OC	FF	44	2C	,	76	4C	L	108	6C	1
13	OD	CR	45	2D	_	77	4D	M	109	6D	m
14	OE	SO	46	2E	•	78	4E	N	110	6E	n
15	OF	SI	47	2F	/	79	4F	0	111	6F	0
16	10	DLE	48	30	0	80	50	P	112	70	р
17	11	DC1	49	31	1	81	51	Q	113	71	q
18	12	DC2	50	32	2	82	52	R	114	72	r
19	13	DC3	51	33	3	83	53	S	115	73	S
20	14	DC4	52	34	4	84	54	Т	116	74	t
21	15	NAK	53	35	5	85	55	U	117	75	u
22	16	SYN	54	36	6	86	56	V	118	76	V
23	17	ETB	55	37	7	87	57	W	119	77	W
24	18	CAN	56	38	8	88	58	X	120	78	x
25	19	EM	57	39	9	89	59	Υ	121	79	У
26	1A	SUB	58	3A	:	90	5A	Z	122	7A	z
27	1B	ESC	59	3B	;	91	5B	]	123	7B	{
28	1C	FS	60	3C	<	92	5C	\	124	7C	1
29	1D	GS	61	3D	=	93	5D	]	125	7D	}

**ASCII Character Set** 

Table A-1 (Cont.) Decimal, Hexadecimal, and ASCII Conversion

Dec	Hex	ASCII	Dec	Hex	ASCII	Dec	Hex	ASCII	Dec	Hex	ASCII
30	1E	RS	62	3E	>	94	5E	^	126	7E	~
31	1F	US	63	3F	?	95	5F	_	127	7F	DEL

# **B** Hexadecimal / Decimal Conversion

Table B–1 lists the decimal value for each possible hexadecimal value in each byte of a longword. The following sections contain instructions to use the table to convert hexadecimal numbers to decimal and vice versa.

### **B.1** Hexadecimal to Decimal

For each integer position of the hexadecimal value, locate the corresponding column integer and record its decimal equivalent in the conversion table. Add the decimal equivalent to obtain the decimal value.

#### For example:

```
D0500ADO (hex) = ?(dec)

D0000000 = 3,489,660,928

500000 = 5,242,880

A00 = 2,560

D0 = 208

D0500ADO = 3,494,904,576
```

### **B.2** Decimal to Hexadecimal

#### Step 1:

Locate in the conversion table the largest decimal value that does not exceed the decimal number to be converted.

#### Step 2:

Record the hexadecimal equivalent, followed by the number of 0s that corresponds to the integer column minus 1.

#### Step 3:

Subtract the table decimal value from the decimal number to be converted.

#### Step 4:

Repeat steps 1 through 3 until the subtraction balance equals 0. Add the hexadecimal equivalents to obtain the hexadecimal value.

#### Example:

22,466	(dec)	=	?(hex)		
20,480		=	5000	22,466	
1,792		=	700	-20,480	
192		=	CO		
2		=	2	1,986	
				- 1,792	
22,466		=	57C2		
				194	
				- 192	
				2	
				- 2	
				0	

**Decimal Conversion** 

### B.3 Powers of 2 and 16

This section lists the decimal values of powers of 2 and 16. These values are often useful in converting decimal numbers to hexadecimal.

Powers	of	2	Powers of	16
2**n		n	16**n	n
256		8	1	0
512		9	16	1
1024		10	256	2
2048		11	4096	3
4096		12	65536	4
8192		13	1048576	5
16384		14	16777216	6
32768		15	268435456	7
65536		16	4294967296	8
131072		17	68719476736	9
262144		18	1099511627776	10
524288		19	17592186044416	11
1048576		20	281474976710656	12
2097152		21	4503599627370496	13
4194304		22	72057594037927936	14
8388608		23	1152921504606846976	15
6777216		24		

Table B-1 Hexadecimal/Decimal Conversion

HEXADECIMAL	TO	DECHARAL	CONVEDCION	TABLE
HEXADELIMAL	- 10	DECIMAL	CUNVERSION	IABLE

	8		7		6		5		4		3		2		1
HEX	DEC	HE	X DEC	HE	X DEC	HE	X DEC	HE	X DEC	HE	X DEC	HEX	DEC	HEX	DEC
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1 26	8,435,456	1	16,777,216	1	1,048,576	1	65,536	- 1	4,096	- 1	256	1	16	1	1
2 53	6,870,912	2	33,554,432	2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2
3 80	5,306,368	3	50,331,648	3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3
4 1,07	3,741,824	4	67,108,864	4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4
5 1,34	2,177,280	5	83,886,080	5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5
6 1,61	0,612,736	6	100,663,296	6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6
7 1,87	9,048,192	7	117,440,512	7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7
8 2,14	7,483,648	8	134,217,728	8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8
9 2,41	5,919,104	9	150,994,944	9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9
A 2,68	4,354,560	Α	167,772,160	Α	10,485,760	Α	655,360	Α	40,960	Α	2,560	Α	160	Α	10
B 2,95	2,790,016	В	184,549,376	В	11,534,336	В	720,896	В	45,056	В	2,816	В	176	В	11
C 3,22	1,225,472	С	201,326,592	С	12,582,912	С	786,432	С	49,152	С	3,072	C	192	С	12
D 3,48	9,660,928	D	218,103,808	D	13,631,488	D	851,968	D	53,248	D	3,328	D :	208	D	13
E 3,75	8,096,384	Ε	234,881,024	Ε	14,680,064	E	917,504	Ε	57,344	Ε	3,584	E	224	E	14
F 4,02	6,531,840	F	251,658,240	F	15,728,640	F	983,040	F	61,440	F	3,840	F:	240	F	15

ZK-2013-84

# C VAX Macro Assembler Directives and Language Summary

### C.1 Assembler Directives

The following table summarizes the VAX MACRO assembler directives.

Table C-1 Assembler Directives

Format	Operation				
.ADDRESS address-list	Stores successive longwords of address data				
.ALIGN keyword[,expression]	Aligns the location counter to the boundary specified by the keyword				
.ALIGN integer[,expression]	Aligns location counter to the boundary specified by (2 <sup>-</sup> integer)				
.ASCIC string	Stores the ASCII string (enclosed in delimiters), preceded by a count byte				
.ASCID string	Stores the ASCII string (enclosed in delimiters), preceded by a string descriptor				
.ASCII string	Stores the ASCII string (enclosed in delimiters)				
.ASCIZ string	Stores the ASCII string (enclosed in delimiters) followed by a 0 byte				
.BLKA expression	Reserves longwords of address dat				
.BLKB expression	Reserves bytes for data				
.BLKD expression	Reserves quadwords for double- precision floating-point data				
.BLKF expression	Reserves longwords for single- precision floating-point data				
.BLKG expression	Reserves quadwords for floating- point data				
.BLKH expression	Reserves octawords for extended- precision floating-point data				
.BLKL expression	Reserves longwords for data				
.BLKO expression	Reserves octawords for data				
.BLKQ expression	Reserves quadwords for data				
.BLKW expression	Reserves words for data				
.BYTE expression-list	Generates successive bytes of data; each byte contains the value of the specified expression				

Table C-1 (Cont.) Assembler Directives

Format	Operation				
CROSS	Enables cross-referencing of all symbols				
CROSS symbol-list	Cross-references specified symbols				
DEBUG symbol-list	Makes symbol names known to the debugger				
DEFAULT DISPLACEMENT, keyword	Specifies the default displacement length for the relative addressing modes				
.D_FLOATING literal-list	Generates 8-byte double-precision floating-point data				
DISABLE argument-list	Disables function(s) specified in argument-list				
DOUBLE literal-list	Equivalent to .D_FLOATING				
DSABL argument-list	Equivalent to .DISABLE				
ENABL argument-list	Equivalent to .ENABLE				
ENABLE argument-list	Enables function(s) specified in argument-list				
.END [symbol]	Indicates logical end of source program; optional symbol specifies transfer address				
.ENDC	Indicates end of conditional assembly block				
.ENDM [macro-name]	Indicates end of macro definition				
ENDR	Indicates end of repeat block				
.ENTRY symbol [,expression]	Procedure entry directive				
ERROR [expression] ;comment	Displays specified error message				
.EVEN	Ensures that the current location counter has an even value (adds 1 it is odd)				
.EXTERNAL symbol-list	Indicates specified symbols are externally defined				
.EXTRN symbol-list	Equivalent to .EXTERNAL				
.F_FLOATING literal-list	Generates 4-byte single-precision floating-point data				
.FLOAT literal-list	Equivalent to .F_FLOATING				
.G_FLOATING literal-list	Generates 8-byte G_floating-point data				
.GLOBAL symbol-list	Indicates specified symbols are global symbols				
.GLOBL	Equivalent to .GLOBAL				
.H_FLOATING literal-list	Generates 16-byte extended- precision H_floating-point data				

Table C-1 (Cont.) Assembler Directives

Format	Operation				
.IDENT string	Provides means of labeling object module with additional data				
.IF condition [,] argument(s)	Begins a conditional assembly block of source code which is included in the assembly only if the stated condition is met with respect to the argument(s) specified				
.IFF	Equivalent to .IF_FALSE				
.IF_FALSE	Appears only within a conditional assembly block; begins block of code to be assembled if the original condition tests false				
.IFT	Equivalent to .IF_TRUE				
.IFTF	Equivalent to .IF_TRUE_FALSE				
.IF_TRUE	Appears only within a conditional assembly block; begins block of code to be assembled if the original condition tests true				
.IF_TRUE_FALSE	Appears only within a conditional as sembly block; begins block of code to be assembled unconditionally				
.IIF condition argument(s), statement	Acts as a 1-line conditional assembly block where the condition is tested for the argument specified; the statement is assembled only if the condition tests true				
.IRP symbol, <argument list=""></argument>	Replaces a formal argument with successive actual arguments speci- fied in an argument list				
.IRPC symbol, <string></string>	Replaces a formal argument with successive single characters specified in string				
.LIBRARY macro-library-name	Specifies a macro library				
.LINK "file-spec" [/qualifier[=(module-name[,])],]	Includes linker option records in object module				
.LIST [argument-list]	Equivalent to .SHOW				
.LONG expression-list	Generates successive longwords of data; each longword contains the value of the specified expression				
.MACRO macro-name [formal-argument-list]	Begins a macro definition				
.MASK symbol [,expression]	Reserves a word for and copies a register save mask				

Table C-1 (Cont.) Assembler Directives

Format	Operation			
.MCALL macro-name-list	Specifies the system and/or user- defined macros in libraries that are required to assemble the source program			
.MDELETE macro-name-list	Deletes from memory the macro definitions of the macros in the list			
MEXIT	Exits from the expansion of a macro before the end of the macro is encountered			
NARG symbol	Determines the number of argument in the current macro call			
.NCHR symbol, <string></string>	Determines the number of character in a specified character string			
.NLIST [argument-list]	Equivalent to .NOSHOW			
NOCROSS	Disables cross-referencing of all symbols			
NOCROSS symbol-list	Disables cross-referencing of speci- fied symbols			
NOSHOW	Decrements listing level count			
.NOSHOW argument-list	Controls listing of macros and conditional assembly blocks			
.NTYPE symbol,operand	Can appear only within a macro definition; equates the symbol to the addressing mode of the specified operand			
OCTA literal	Stores 16 bytes of data			
OCTA symbol	Stores 16 bytes of data			
.ODD	Ensures that the current location counter has an odd value (adds 1 if it is even)			
OPDEF opcode value, operand-descriptor-list	Defines an opcode and its operand list			
.PACKED decimal-string [,symbol]	Generates packed decimal data, 2 digits per byte			
.PAGE	Causes the assembly listing to skip to the top of the next page, and to increment the page count			
.PRINT [expression] ;comment	Displays the specified message			
.PSECT	Begins or resumes the blank progra section			
.PSECT section-name argument-list	Begins or resumes a user-defined program section			
.QUAD literal	Stores 8 bytes of data			

Table C-1 (Cont.) Assembler Directives

Format	Operation
.QUAD symbol	Stores 8 bytes of data
.REF1 operand	Generates byte operand
.REF2 operand	Generates word operand
.REF4 operand	Generates longword operand
.REF8 operand	Generates quadword operand
.REF16 operand	Generates octaword operand
.REPEAT expression	Begins a repeat block; the section of code up to the next .ENDR directive is repeated the number of times specified by the expression
REPT	Equivalent to .REPEAT
RESTORE	Equivalent to .RESTORE_PSECT
.RESTORE_PSECT	Restores program section context from the program section context stack
.SAVE [LOCAL_BLOCK]	Equivalent to .SAVE_PSECT
.SAVE_PSECT [LOCAL_BLOCK]	Saves current program section context on the program section context stack
.SBTTL comment-string	Equivalent to .SUBTITLE
.SHOW	Increments listing level count
.SHOW argument-list	Controls listing of macros and conditional assembly blocks
.SIGNED_BYTE expression-list	Stores successive bytes of signed data
.SIGNED_WORD expression-list	Stores successive words of signed data
.SUBTITLE comment-string	Causes the specified string to be printed as part of the assembly listing page header; the string component of each .SUBTITLE is collected into a table of contents at the beginning of the assembly listing
.TITLE module-name comment-string	Assigns the first 15 characters in the string as an object module name and causes the string to appear on each page of the assembly listing
.TRANSFER symbol	Directs the linker to redefine the value of the global symbol for use in a shareable image
.WARN [expression] ;comment	Displays specified warning message
.WEAK symbol-list	Indicates that each of the listed symbols has the weak attribute

VAX Macro Assembler Directives and Language Summary

Table C-1 (Cont.) Assembler Directives

Format	Operation				
.WORD expression-list	Generates successive words of data; each word contains the value of the corresponding specified expression				

# **C.2** Special Characters

The following table summarizes the VAX MACRO special characters.

Table C-2 Special Characters Used in VAX MACRO Statements

Character	Character Name	Function(s)			
	Underline	Character in symbol names			
\$	Dollar sign	Character in symbol names			
•	Period	Character in symbol names, current location counter, and decimal point			
•	Colon	Label terminator			
=	Equal sign	Direct assignment operator and macro keyword argument terminator			
	Tab	Field terminator			
	Space	Field terminator			
#	Number sign	Immediate addressing mode indicator			
@	At sign	Deferred addressing mode indicator and arithmetic shift operator			
,	Comma	Field, operand, and item separator			
;	Semicolon	Comment field indicator			
+	Plus sign	Autoincrement addressing mode indica- tor, unary plus operator, and arithmetic addition operator			
_	Minus sign	Autodecrement addressing mode indi- cator, unary minus operator, arithmetic subtraction operator, and line continua- tion indicator			
•	Asterisk	Arithmetic multiplication operator			
/	Slash	Arithmetic division operator			
&	Ampersand	Logical AND operator			
!	Exclamation point	Logical inclusive OR operator			
\	Backslash	Logical exclusive OR and numeric conve sion indicator in macro arguments			

### VAX Macro Assembler Directives and Language Summary

Table C-2 (Cont.) Special Characters Used in VAX MACRO Statements

Character	Character Name	Function(s)				
^	Circumflex	Unary operator indicator and macro argument delimiter				
[]	Square brackets	Index addressing mode and repeat count indicators				
()	Parentheses	Register deferred addressing mode indicators				
<>	Angle brackets	Argument or expression grouping delimiters				
?	Question mark	Created label indicator in macro arguments				
•	Apostrophe	Macro argument concatenation indicator				
%	Percent sign	Macro string operators				

### **C.3** Operators

# C.3.1 Unary Operators

The following table summarizes the VAX MACRO unary operators.

Table C-3 Unary Operators

Unary	Operator		
Operator	Name	Example	Effect
+	Plus sign	+A	Results in the positive value of A (default)
_	Minus sign	-A	Results in the negative (2's complement) value of A
^B	Binary	^B11000111	Specifies that 11000111 is a binary number
^D	Decimal	^D127	Specifies that 127 is a decimal number
^O	Octal	^034	Specifies that 34 is an octal number
^X	Hexadecimal	^XFCF9	Specifies that FCF9 is a hexadecimal number

VAX Macro Assembler Directives and Language Summary

Table C-3 (Cont.) Unary Operators

Unary Operator	Operator Name	Example	Effect
^A	ASCII	^A/ABC/	Produces an ASCII string; the characters between the matching delimiters are converted to ASCII representation
^M	Register mask	^M <r3,r4,r5></r3,r4,r5>	Specifies the registers R3, R4, and R5 in the register mask
^F	Floating point	^F3.0	Specifies that 3.0 is a floating-point number
^C	Complement	^C24	Produces the 1's complement value of 24 (decimal)

# **C.3.2** Binary Operators

The following table summarizes the VAX MACRO binary operators.

Table C-4 Binary Operators

Binary Operator	Operator Name	Example	Operation	
+	Plus sign	A+B	Addition	
_	Minus sign	A-B	Subtraction	
*	Asterisk	A*B	Multiplication	
/	Slash	A/B	Division	
@	At sign	A@B	Arithmetic Shift	
&	Ampersand	A&B	Logical AND	
1	Exclamation point	A!B	Logical inclusive OR	
\	Backslash	A∖B	Logical exclusive OR	

# **C.3.3** Macro String Operators

The following table summarizes the macro string operators. These operators can be used only in macros.

### VAX Macro Assembler Directives and Language Summary

Table C-5 Macro String Operators

Format	Function
%LENGTH(string)	Returns the length of the string
%LOCATE(string1,string2[,symbol])	Locates the substring string1 within string2 starting the search at the character position specified by symbol
%EXTRACT(symbol1,symbol2,string)	Extracts a substring from string that begins at character position specified by symbol1 and has a length specified by symbol2

# C.4 Addressing Modes

The following table summarizes the VAX MACRO addressing modes.

Table C-6 Addressing Modes

Туре	Addressing Mode	Format	Hex Value	Description	Indexable?
General Register	Register	Rn	5	Register contains the operand	No
	Register Deferred	(Rn)	6	Register contains the address of the operand	Yes
	Autoincrement	(Rn)+	8	Register contains the address of the operand; the proces- sor increments the register contents by the size of the operand data type	Yes

#### Key:

Rn—Any general register R0 through R12. Note that the AP, FP, or SP register can be used in place of Rn.

Rx—Any general register R0 through R12. Note that the AP, FP, or SP register can be used in place of Rx. Rx cannot be the same as the Rn specified in the base-mode for certain base modes (see Section 5.3).) dis—An expression specifying a displacement.

address—An expression specifying an address.

VAX Macro Assembler Directives and Language Summary

Table C-6 (Cont.) Addressing Modes

Туре	Addressing Mode	Format	Hex Value	Description	Indexable?
	Autoincrement Deferred	@(Rn)+	9	Register contains the address of the operand address; the processor increments the register contents by 4	Yes
	Autodecrement	–(Rn)	7	The processor decrements the register contents by the size of the operand data type; the register then contains the address of the operand	Yes
	Displacement	dis(Rn) B^dis(Rn) W^dis(Rn) L^dis(Rn)	A C E	The sum of the contents of the register and the displace- ment is the address of the operand; B <sup>^</sup> , W <sup>^</sup> , and L <sup>^</sup> indi- cate byte, word, and longword displacement, respectively	Yes
	Displacement Deferred	@dis(Rn) @B^dis(Rn) @W^dis(Rn) @L^dis(Rn)	B D F	The sum of the contents of the register and the displace- ment is the address of the operand address; B <sup>^</sup> , W <sup>^</sup> , and L <sup>^</sup> indicate byte, word, and longword displacement, respectively	Yes
	Literal	#literal S^#literal	0-3	The literal specified is the the operand; the literal is stored as a short literal	No
Program Counter	Relative	address B^address W^address L^address	A C E	The address specified is the address of the operand; the address specified is stored as a displacement from PC; B^, W^, and L^ indicate byte, word, and longword displacement, respectively	Yes

#### Key:

Rn—Any general register R0 through R12. Note that the AP, FP, or SP register can be used in place of Rn.

Rx—Any general register R0 through R12. Note that the AP, FP, or SP register can be used in place of Rx. Rx cannot be the same as the Rn specified in the base-mode for certain base modes (see Section 5.3).) dis—An expression specifying a displacement.

address—An expression specifying an address.

### VAX Macro Assembler Directives and Language Summary

Table C-6 (Cont.) Addressing Modes

Туре	Addressing Mode	Format	Hex Value	Description	Indexable?
	Relative Deferred	@address @B^address @W^address @L^address	B D F	The address specified is the address of the operand address; the address specified is stored as a displacement from PC; B <sup>^</sup> , W <sup>^</sup> , and L <sup>^</sup> indicate byte, word, and longword displacement, respectively	Yes
	Absolute	@#address	9	The address specified is the address of the operand; the address specified is stored as an absolute virtual address (not as a displacement)	Yes
	Immediate	#literal I^#literal	8	The literal specified is the operand; the literal is stored as a byte, word, longword, or quadword	No
	General	G^address	_	The address specified is the address of the operand; if the address is defined as relocatable, the linker stores the address as a displacement from PC; if the address is defined as an absolute virtual address, the linker stores the address as an absolute value	Yes
Index	Index	base-mode[Rx]	4	The base-mode specifies the base address and the register specifies the index; the sum of the base address and the product of the contents of Rx and the size of the operand data type is the address of the operand; base-mode can be any addressing mode except register, immediate, literal, index, or branch	No

#### Key:

Rn—Any general register R0 through R12. Note that the AP, FP, or SP register can be used in place of Rn.

**Rx**—Any general register R0 through R12. Note that the AP, FP, or SP register can be used in place of Rx. Rx cannot be the same as the Rn specified in the base-mode for certain base modes (see Section 5.3).) **dis**—An expression specifying a displacement.

address—An expression specifying an address.

### VAX Macro Assembler Directives and Language Summary

Table C-6 (Cont.) Addressing Modes

Туре	Addressing Mode	Format	Hex Value	Description	Indexable?
Branch	Branch	address		The address specified is the operand; this address is stored as a displacement to PC; branch mode can only be used with the branch instructions	No

#### Key:

Rn—Any general register R0 through R12. Note that the AP, FP, or SP register can be used in place of Rn.

Rx—Any general register R0 through R12. Note that the AP, FP, or SP register can be used in place of Rx. Rx cannot be the same as the Rn specified in the base-mode for certain base modes (see Section 5.3).) dis—An expression specifying a displacement.

address—An expression specifying an address.

# **D** Permanent Symbol Table

The permanent symbol table (PST) contains the symbols that VAX MACRO automatically recognizes. These symbols consist of both opcodes and assembler directives. Sections D.1 and D.2 below present the opcodes (instruction set) in alphabetical and numerical order, respectively. Section C.1 (in Appendix C) presents the assembler directives.

See Section 9 and the VAX-11 Architecture Reference Manual for detailed descriptions of the instruction set.

### D.1 Opcodes (Alphabetic Order)

Table D-1 Opcodes and Functions

Hex		
Value	Mnemonic	Functional Name
9D	ACBB	Add compare and branch byte
6F	ACBD	Add compare and branch D_floating
4F	ACBF	Add compare and branch F_floating
4FFD	ACBG	Add compare and branch G_floating
6FFD	ACBH	Add compare and branch H_floating
F1	ACBL	Add compare and branch long
3D	ACBW	Add compare and branch word
58	ADAWI	Add aligned word interlocked
80	ADDB2	Add byte 2 operand
81	ADDB3	Add byte 3 operand
60	ADDD2	Add D_floating 2 operand
61	ADDD3	Add D_floating 3 operand
40	ADDF2	Add F_floating 2 operand
41	ADDF3	Add F_floating 3 operand
40FD	ADDG2	Add G_floating 2 operand
41FD	ADDG3	Add G_floating 3 operand
60FD	ADDH2	Add H_floating 2 operand
61FD	ADDH3	Add H_floating 3 operand
CO	ADDL2	Add long 2 operand
C1	ADDL3	Add long 3 operand
20	ADDP4	Add packed 4 operand
21	ADDP6	Add packed 6 operand
A0	ADDW2	Add word 2 operand

Table D-1 (Cont.) Opcodes and Functions

A1 ADDW3 Add word 3 operand  D8 ADWC Add with carry  F3 AOBLEQ Add one and branch on less or equal  F2 AOBLSS Add one and branch on less  ASHL Arithmetic shift long
AOBLEQ Add one and branch on less or equal AOBLSS Add one and branch on less
AOBLSS Add one and branch on less
78 ASHI Arithmetic shift long
70 Aorie Antimotic Sint long
ASHP Arithmetic shift and round packed
ASHQ Arithmetic shift quad
BBC Branch on bit clear
BBCC Branch on bit clear and clear
BBCCI Branch on bit clear and clear interlock
BBCS Branch on bit clear and set
BBS Branch on bit set
BBSC Branch on bit set and clear
BBSS Branch on bit set and set
BBSSI Branch on bit set and set interlocked
IE BCC Branch on carry clear
F BCS Branch on carry set
3 BEQL Branch on equal
3 BEQLU Branch on equal unsigned
8 BGEQ Branch on greater or equal
E BGEQU Branch on greater or equal unsigned
4 BGTR Branch on greater
A BGTRU Branch on greater unsigned
BICB2 Bit clear byte 2 operand
BB BICB3 Bit clear byte 3 operand
CA BICL2 Bit clear long 2 operand
CB BICL3 Bit clear long 3 operand
BICPSW Bit clear program status word
AA BICW2 Bit clear word 2 operand
AB BICW3 Bit clear word 3 operand
BISB2 Bit set byte 2 operand
BISB3 Bit set byte 3 operand
C8 BISL2 Bit set long 2 operand
C9 BISL3 Bit set long 3 operand
B8 BISPSW Bit set program status word
A8 BISW2 Bit set word 2 operand
A9 BISW3 Bit set word 3 operand

Table D-1 (Cont.) Opcodes and Functions

Hex Value	Mnemonic	Functional Name
93	BITB	Bit test byte
D3	BITL	Bit test long
В3	BITW	Bit test word
E9	BLBC	Branch on low bit clear
E8	BLBS	Branch on low bit set
15	BLEQ	Branch on less or equal
1B	BLEQU	Branch on less or equal unsigned
19	BLSS	Branch on less
1F	BLSSU	Branch on less unsigned
12	BNEQ	Branch on not equal
12	BNEQU	Branch on not equal unsigned
03	BPT	Break point trap
11	BRB	Branch with byte displacement
31	BRW	Branch with word displacement
10	BSBB	Branch to subroutine with byte displacement
30	BSBW	Branch to subroutine with word displacement
1C	BVC	Branch on overflow clear
1D	BVS	Branch on overflow set
FA	CALLG	Call with general argument list
FB	CALLS	Call with stack
8F	CASEB	Case byte
CF	CASEL	Case long
AF	CASEW	Case word
BD	CHME	Change mode to executive
BC	CHMK	Change mode to kernel
BE	CHMS	Change mode to supervisor
BF	CHMU	Change mode to user
94	CLRB	Clear byte
7C	CLRD	Clear D_floating
DF	CLRF	Clear F_floating
7C	CLRG	Clear G_floating
7CFD	CLRH	Clear H_floating
D4	CLRL	Clear long
7CFD	CLRO	Clear octa
7C	CLRQ	Clear quad
B4	CLRW	Clear word
91	CMPB	Compare byte

Table D-1 (Cont.) Opcodes and Functions

Hex Value	Mnemonic	Functional Name
29	CMPC3	Compare character 3 operand
2D	CMPC5	Compare character 5 operand
71	CMPD	Compare D_floating
51	CMPF	Compare F_floating
51FD	CMPG	Compare G_floating
71FD	CMPH	Compare H_floating
D1	CMPL	Compare long
35	CMPP3	Compare packed 3 operand
37	CMPP4	Compare packed 4 operand
EC	CMPV	Compare field
B1	CMPW	Compare word
ED	CMPZV	Compare zero-extended field
ОВ	CRC	Calculate cyclic redundancy check
6C	CVTBD	Convert byte to D_floating
4C	CVTBF	Convert byte to F_floating
4CFD	CVTBG	Convert byte to G_floating
6CFD	CVTBH	Convert byte to H_floating
98	CVTBL	Convert byte to long
99	CVTBW	Convert byte to word
68	CVTDB	Convert D_floating to byte
76	CVTDF	Convert D_floating to F_floating
32FD	CVTDH	Convert D_floating to H_floating
6A	CVTDL	Convert D_floating to long
69	CVTDW	Convert D_floating to word
48	CVTFB	Convert F_floating to byte
56	CVTFD	Convert F_floating to D_floating
99FD	CVTFG	Convert F_floating to G_floating
98FD	CVTFH	Convert F_floating to H_floating
4A	CVTFL	Convert F_floating to long
49	CVTFW	Convert F_floating to word
48FD	CVTGB	Convert G_floating to byte
33FD	CVTGF	Convert G_floating to F_floating
56FD	CVTGH	Convert G_floating to H_floating
4AFD	CVTGL	Convert G_floating to long
49FD	CVTGW	Convert G_floating to word
68FD	CVTHB	Convert H_floating to byte
F7FD	CVTHD	Convert H_floating to D_floating

Table D-1 (Cont.) Opcodes and Functions

Hex Value	Mnemonic	Functional Name	
F6FD	CVTHF	Convert H_floating to F_floating	
76FD	CVTHG	Convert H_floating to G_floating	
6AFD	CVTHL	Convert H_floating to long	
69FD	CVTHW	Convert H_floating to word	
F6	CVTLB	Convert long to byte	
6E	CVTLD	Convert long to D_floating	
4E	CVTLF	Convert long to F_floating	
4EFL	CVTLG	Convert long to G_floating	
6EFD	CVTLH	Convert long to H_floating	
F9	CVTLP	Convert long to packed	
F7	CVTLW	Convert long to word	
36	CVTPL	Convert packed to long	
80	CVTPS	Convert packed to leading separate	
24	CVTPT	Convert packed to trailing	
6B	CVTRDL	Convert rounded D_floating to long	
4B	CVTRFL	Convert rounded F_floating to long	
4BFG	CVTRGL	Convert rounded G_floating to long	
6BFD	CVTRHL	Convert rounded H_floating to long	
09	CVTSP	Convert leading separate to packed	
26	CVTTP	Convert trailing to packed	
33	CVTWB	Convert word to byte	
6D	CVTWD	Convert word to D_floating	
4D	CVTWF	Convert word to F_floating	
4DFD	CVTWG	Convert word to G_floating	
6DFD	CVTWH	Convert word to H_floating	
32	CVTWL	Convert word to long	
97	DECB	Decrement byte	
D7	DECL	Decrement long	
B7	DECW	Decrement word	
86	DIVB2	Divide byte 2 operand	
87	DIVB3	Divide byte 3 operand	
66	DIVD2	Divide D_floating 2 operand	
67	DIVD3	Divide D_floating 3 operand	
46	DIVF2	Divide F_floating 2 operand	
47	DIVF3	Divide F_floating 3 operand	
46FD	DIVG2	Divide G_floating 2 operand	
47FD	DIVG3	Divide G_floating 3 operand	

Table D-1 (Cont.) Opcodes and Functions

Hex Value	Mnemonic	Functional Name	
66FD	DIVH2	Divide H_floating 2 operand	
67FD	DIVH3	Divide H_floating 3 operand	
C6	DIVL2	Divide long 2 operand	
C7	DIVL3	Divide long 3 operand	
27	DIVP	Divide packed	
A6	DIVW2	Divide word 2 operand	
A7	DIVW3	Divide word 3 operand	
38	EDITPC	Edit packed to character	
7B	EDIV	Extended divide	
74	<b>EMODD</b>	Extended modulus D_floating	
54	<b>EMODF</b>	Extended modulus F_floating	
54FD	<b>EMODG</b>	Extended modulus G_floating	
74FD	<b>EMODH</b>	Extended modulus H_floating	
7A	EMUL	Extended multiply	
EE	EXTV	Extract field	
EF	EXTZV	Extract zero-extended field	
EB	FFC	Find first clear bit	
EA	FFS	Find first set bit	
00	HALT	Halt	
96	INCB	Increment byte	
D6	INCL	Increment long	
B6	INCW	Increment word	
OA	INDEX	Index calculation	
5C	INSQHI	Insert into queue at head, interlocked	
5D	INSQTI	Insert into queue at tail, interlocked	
OE	INSQUE	Insert into queue	
FO	INSV	Insert field	
17	JMP	Jump	
16	JSB	Jump to subroutine	
06	LDPCTX	Load program context	
3A	LOCC	Locate character	
39	MATCHC	Match characters	
92	MCOMB	Move complemented byte	
D2	MCOML	Move complemented long	
B2	MCOMW	Move complemented word	
DB	MFPR	Move from processor register	
8E	MNEGB	Move negated byte	

Table D-1 (Cont.) Opcodes and Functions

Hex Value	Mnemonic	Functional Name	
72	MNEGD	Move negated D_floating	
52	MNEGF	Move negated F_floating	
52FD	MNEGG	Move negated G_floating	
72FD	MNEGH	Move negated H_floating	
CE	MNEGL	Move negated long	
AE	MNEGW	Move negated word	
9E	MOVAB	Move address of byte	
7E	MOVAD	Move address of D_floating	
DE	MOVAF	Move address of F_floating	
7E	MOVAG	Move address of G_floating	
7EFD	MOVAH	Move address of H_floating	
DE	MOVAL	Move address of long	
7EFD	MOVAO	Move address of octa	
7E	MOVAQ	Move address of quad	
3E	MOVAW	Move address of word	
90	MOVB	Move byte	
28	MOVC3	Move character 3 operand	
2C	MOVC5	Move character 5 operand	
70	MOVD	Move D_floating	
50	MOVF	Move F_floating	
50FD	MOVG	Move G_floating	
70FD	MOVH	Move H_floating	
DO	MOVL	Move long	
7DFD	MOVO	Move data	
34	MOVP	Move packed	
DC	MOVPSL	Move program status longword	
7D	MOVQ	Move quad	
2E	MOVTC	Move translated characters	
2F	MOVTUC	Move translated until character	
во	MOVW	Move word	
OA	MOVZBL	Move zero-extended byte to long	
9B	MOVZBW	Move zero-extended byte to word	
3C	MOVZWL	Move zero-extended word to long	
DA	MTPR	Move to processor register	
84	MULB2	Multiply byte 2 operand	
85	MULB3	Multiply byte 3 operand	
64	MULD2	Multiply D_floating 2 operand	

Table D-1 (Cont.) Opcodes and Functions

Hex Value Mnemonic Functional Na		Functional Name	
65	MULD3	Multiply D_floating 3 operand	
44	MULF2	Multiply F_floating 2 operand	
45	MULF3	Multiply F_floating 3 operand	
44FD	MULG2	Multiply G_floating 2 operand	
45FD	MULG3	Multiply G_floating 3 operand	
64FD	MULH2	Multiply H_floating 2 operand	
65FD	MULH3	Multiply H_floating 3 operand	
C4	MULL2	Multiply long 2 operand	
C5	MULL3	Multiply long 3 operand	
25	MULP	Multiply packed	
A4	MULW2	Multiply word 2 operand	
A5	MULW3	Multiply word 3 operand	
01	NOP	No operation	
75	POLYD	Evaluate polynomial D_floating	
55	POLYF	Evaluate polynomial F_floating	
55FD	POLYG	Evaluate polynomial G_floating	
75FD	POLYH	Evaluate polynomial H_floating	
ВА	POPR	Pop registers	
OC	PROBER	Probe read access	
OD	PROBEW	Probe write access	
9F	PUSHAB	Push address of byte	
7F	PUSHAD	Push address of D_floating	
DF	PUSHAF	Push address of F_floating	
7F	PUSHAG	Push address of G_floating	
7FFD	PUSHAH	Push address of H_floating	
DF	PUSHAL	Push address of long	
7FFD	PUSHAO	Push address of octa	
7F	PUSHAQ	Push address of quad	
3F	PUSHAW	Push address of word	
DD	PUSHL	Push long	
BB	PUSHR	Push registers	
02	REI	Return from exception or interrupt	
5E	REMQHI	Remove from queue at head, interlocked	
5F	REMOTI	Remove from queue at tail, interlocked	
OF	REMQUE	Remove from queue	
04	RET	Return from called procedure	
9C	ROTL	Rotate long	

Table D-1 (Cont.) Opcodes and Functions

Hex Value	Mnemonic	Functional Name	
05	RSB	Return from subroutine	
D9	SBWC	Subtract with carry	
2A	SCANC	Scan for character	
3B	SKPC	Skip character	
F4	SOBGEQ	Subtract one and branch on greater or equal	
F5	SOBGTR	Subtract one and branch on greater	
2B	SPANC	Span characters	
82	SUBB2	Subtract byte 2 operand	
83	SUBB3	Subtract byte 3 operand	
62	SUBD2	Subtract D_floating 2 operand	
63	SUBD3	Subtract D_floating 3 operand	
42	SUBF2	Subtract F_floating 2 operand	
43	SUBF3	Subtract F_floating 3 operand	
42FD	SUBG2	Subtract G_floating 2 operand	
43FD	SUBG3	Subtract G_floating 3 operand	
62FD	SUBH2	Subtract H_floating 2 operand	
63FD	SUBH3	Subtract H_floating 3 operand	
C2	SUBL2	Subtract long 2 operand	
C3	SUBL3	Subtract long 3 operand	
22	SUBP4	Subtract packed 4 operand	
23	SUBP6	Subtract packed 6 operand	
A2	SUBW2	Subtract word 2 operand	
A3	SUBW3	Subtract word 3 operand	
07	SVPCTX	Save process context	
95	TSTB	Test byte	
73	TSTD	Test D_floating	
53	TSTF	Test F_floating	
53FD	TSTG	Test G_floating	
73FD	TSTH	Test H_floating	
D5	TSTL	Test long	
B5	TSTW	Test word	
FC	XFC	Extended function call	
8C	XORB2	Exclusive-OR byte 2 operand	
8D	XORB3	Exclusive-OR byte 3 operand	
CC	XORL2	Exclusive-OR long 2 operand	
CD	XORL3	Exclusive-OR long 3 operand	
AC	XORW2	Exclusive-OR word 2 operand	

**Permanent Symbol Table** 

Table D-1 (Cont.) Opcodes and Functions

Hex Value	Mnemonic	Functional Name	
AD	XORW3	Exclusive-OR word 3 operand	

# D.2 Opcodes (Numeric Order)

Table D-2 One-Byte Opcodes

Hex Value	Mnemonic	Hex Value	Mnemonic
00	HALT	30	BSBW
01	NOP	31	BRW
02	REI	32	CVTWL
03	BPT	33	CVTWB
04	RET	34	MOVP
05	RSB	35	CMPP3
06	LDPCTX	36	CVTPL
07	SVPCTX	37	CMPP4
08	CVTPS	38	EDITPC
09	CVTSP	39	MATCHC
OA	INDEX	3A	LOCC
ОВ	CRC	3B	SKPC
OC	PROBER	3C	MOVZWL
OD	PROBEW	3D	ACBW
OE	INSQUE	3E	MOVAW
OF	REMQUE	3F	PUSHAW
10	BSBB	40	ADDF2
11	BRB	41	ADDF3
12	BNEQ, BNEQU	42	SUBF2
13	BEQL, BEQLU	43	SUBF3
14	BGTR	44	MULF2
15	BLEQ	45	MULF3
16	JSB	46	DIVF2
17	JMP	47	DIVF3
18	BGEQ	48	CVTFB
19	BLSS	49	CVTFW
1A	BGTRU	4A	CVTFL
1B	BLEQU	4B	CVTRFL
1C	BVC	4C	CVTBF

Table D-2 (Cont.) One-Byte Opcodes

Hex Value	Mnemonic	Hex Value	Mnemonic
1D	BVS	4D	CVTWF
1E	BGEQU, BCC	4E	CVTLF
1F	BLSSU, BCS	4F	ACBF
20	ADDP4	50	MOVF
21	ADDP6	51	CMPF
22	SUBP4	52	MNEGF
23	SUBP6	53	TSTF
24	CVTPT	54	EMODF
25	MULP	55	POLYF
26	CVTTP	56	CVTFD
27	DIVP	57	Reserved to DIGITAL
28	MOVC3	58	ADAWI
29	CMPC3	59	Reserved to DIGITAL
2A	SCANC	5A	Reserved to DIGITAL
2B	SPANC	5B	Reserved to DIGITAL
2C	MOVC5	5C	INSQHI
2D	CMPC5	5D	INSQTI
2E	MOVTC	5E	REMQHI
2F	MOVTUC	5F	REMOTI
60	ADDD2	90	MOVB
61	ADDD3	91	СМРВ
62	SUBD2	92	MCOMB
63	SUBD3	93	BITB
64	MULD2	94	CLRB
65	MULD3	95	TSTB
66	DIVD2	96	INCB
67	DIVD3	97	DECB
68	CVTDB	98	CVTBL
69	CVTDW	99	CVTBW
6A	CVTDL	9A	MOVZBL
6B	CVTRDL	9B	MOVZBW
6C	CVTBD	9C	ROTL
6D	CVTWD	9D	ACBB
6E	CVTLD	9E	MOVAB

Table D-2 (Cont.) One-Byte Opcodes

Hex Value	Mnemonic	Hex Value	Mnemonic
6F	ACBD	9F	PUSHAB
70	MOVD	AO	ADDW2
71	CMPD	A1	ADDW3
72	MNEGD	A2	SUBW2
73	TSTD	A3	SUBW3
74	EMODD	A4	MULW2
75	POLYD	A5	MULW3
76	CVTDF	A6	DIVW2
77	Reserved to DIGITAL	Α7	DIVW3
78	ASHL	A8	BISW2
79	ASHQ	A9	BISW3
7A	EMUL	AA	BICW2
7B	EDIV	AB	BICW3
7C	CLRQ, CLRD, CLRG	AC	XORW2
7D	MOVQ	AD	XORW3
7E	MOVAQ, MOVAD, MOVAG	AE	MNEGW
7F	PUSHAQ, PUSHAD, PUSHAG	AF	CASEW
30	ADDB2	во	MOVW
31	ADDB3	B1	CMPW
82	SUBB2	B2	MCOMW
83	SUBB3	В3	BITW
34	MULB2	B4	CLRW
85	MULB3	B5	TSTW
86	DIVB2	В6	INCW
87	DIVB3	B7	DECW
88	BISB2	B8	BISPSW
89	BISB3	B9	BICPSW
8A	BICB2	ВА	POPR
8B	BICB3	BB	PUSHR
8C	XORB2	ВС	CHMK
8D	XORB3	BD	CHME
8E	MNEGB	BE	CHMS
8F	CASEB	BF	CHMU
CO	ADDL2	EO	BBS
C1	ADDL3	E1	BBC
C2	SUBL2	E2	BBSS
C3	SUBL3	E3	BBCS

Table D-2 (Cont.) One-Byte Opcodes

Hex Value	Mnemonic	Hex Value	Manageria
			Mnemonic
C4	MULL2	E4	BBSC
C5	MULL3	E5	BBCC
C6	DIVL2	E6	BBSSI
C7	DIVL3	E7	BBCCI
C8	BISL2	E8	BLBS
C9	BISL3	E9	BLBC
CA	BICL2	EA	FFS
CB	BICL3	EB	FFC
CC	XORL2	EC	CMPV
CD	XORL3	ED	CMPZV
CE	MNEGL	EE	EXTV
CF	CASEL	EF	EXTZV
D0	MOVL	FO	INSV
D1	CMPL	F1	ACBL
D2	MCOML	F2	AOBLSS
D3	BITL	F3	AOBLEQ
D4	CLRL, CLRF	F4	SOBGEQ
D5	TSTL	F5	SOBGTR
D6	INCL	F6	CVTLB
D7	DECL	F7	CVTLW
D8	ADWC	F8	ASHP
D9	SBWC	F9	CVTLP
DA	MTPR	FA	CALLG
DB	MFPR	FB	CALLS
DC	MOVPSL	FC	XFC
DD	PUSHL	FD	ESCD to DIGITAL
DE	MOVAL, MOVA	FE	ESCE to DIGITAL
DF	PUSHAL, PUSHAF	FF	ESCF to DIGITAL

Table D-3 Two-Byte Opcodes

Hex Value	Mnemonic	Hex Value	Mnemonic	
OOFD	Reserved to DIGITAL	30FD	Reserved to DIGITAL	
01FD	Reserved to DIGITAL	31FD	Reserved to DIGITAL	
02FD	Reserved to DIGITAL	32FD	CVTDH	
03FD	Reserved to DIGITAL	33FD	CVTGF	
04FD	Reserved to DIGITAL	34FD	Reserved to DIGITAL	
05FD	Reserved to DIGITAL	35FD	Reserved to DIGITAL	
06FD	Reserved to DIGITAL	36FD	Reserved to DIGITAL	
07FD	Reserved to DIGITAL	37FD	Reserved to DIGITAL	
08FD	Reserved to DIGITAL	38FD	Reserved to DIGITAL	
09FD	Reserved to DIGITAL	39FD	Reserved to DIGITAL	
OAFD	Reserved to DIGITAL	3AFD	Reserved to DIGITAL	
OBFD	Reserved to DIGITAL	3BFD	Reserved to DIGITAL	
OCFD	Reserved to DIGITAL	3CFD	Reserved to DIGITAL	
ODFD	Reserved to DIGITAL	3DFD	Reserved to DIGITAL	
OEFD	Reserved to DIGITAL	3EFD	Reserved to DIGITAL	
OFFD	Reserved to DIGITAL	3FFD	Reserved to DIGITAL	
10FD	Reserved to DIGITAL	40FD	ADDG2	
11FD	Reserved to DIGITAL	41FD	ADDG3	
12FD	Reserved to DIGITAL	42FD	SUBG2	
13FD	Reserved to DIGITAL	43FD	SUBG3	
14FD	Reserved to DIGITAL	44FD	MULG2	
15FD	Reserved to DIGITAL	45FD	MULG3	
16FD	Reserved to DIGITAL	46FD	DIVG2	
17FD	Reserved to DIGITAL	47FD	DIVG3	
18FD	Reserved to DIGITAL	48FD	CVTGB	
19FD	Reserved to DIGITAL	49FD	CVTGW	
1AFD	Reserved to DIGITAL	4AFD	CVTGL	
1BFD	Reserved to DIGITAL	4BFD	CVTRGL	
1CFD	Reserved to DIGITAL	4CFD	CVTBG	
1DFD	Reserved to DIGITAL	4DFD	CVTWG	
1EFD	Reserved to DIGITAL	4EFD	CVTLG	
1FFD	Reserved to DIGITAL	4FFD	ACBG	
20FD	Reserved to DIGITAL	50FD	MOVG	
21FD	Reserved to DIGITAL	51FD	CMPG	
22FD	Reserved to DIGITAL	52FD	MNEGG	
23FD	Reserved to DIGITAL	53FD	TSTG	
24FD	Reserved to DIGITAL	54FD	EMODG	

Table D-3 (Cont.) Two-Byte Opcodes


Hex Value	Mnemonic	Hex Value	Mnemonic
25FD	Reserved to DIGITAL	55FD	POLYG
26FD	Reserved to DIGITAL	56FD	CVTGH
27FD	Reserved to DIGITAL	57FD	Reserved to DIGITAL
28FD	Reserved to DIGITAL	58FD	Reserved to DIGITAL
29FD	Reserved to DIGITAL	59FD	Reserved to DIGITAL
2AFD	Reserved to DIGITAL	5AFD	Reserved to DIGITAL
2BFD	Reserved to DIGITAL	5BFD	Reserved to DIGITAL
2CFD	Reserved to DIGITAL	5CFD	Reserved to DIGITAL
2DFD	Reserved to DIGITAL	5DFD	Reserved to DIGITAL
2EFD	Reserved to DIGITAL	5EFD	Reserved to DIGITAL
2FFD	Reserved to DIGITAL	5FFD	Reserved to DIGITAL
60FD	ADDH2	90FD	Reserved to DIGITAL
61FD	ADDH3	91FD	Reserved to DIGITAL
62FD	SUBH2	92FD	Reserved to DIGITAL
63FD	SUBH3	93FD	Reserved to DIGITAL
64FD	MULH2	94FD	Reserved to DIGITAL
65FD	MULH3	95FD	Reserved to DIGITAL
66FD	DIVH2	96FD	Reserved to DIGITAL
67FD	DIVH3	97FD	Reserved to DIGITAL
68FD	CVTHB	98FD	CVTFH
69FD	CVTHW	99FD	CVTFG
6AFD	CVTHL	9AFD	Reserved to DIGITAL
6BFD	CVTRHL	9BFD	Reserved to DIGITAL
6CFD	CVTBH	9CFD	Reserved to DIGITAL
6DFD	CVTWH	9DFD	Reserved to DIGITAL
6EFD	CVTLH	9EFD	Reserved to DIGITAL
6FFD	ACBH	9FFD	Reserved to DIGITAL
70FD	MOVH	AOFD	Reserved to DIGITAL
71FD	CMPH	A 1FD	Reserved to DIGITAL
72FD	MNEGH	A2FD	Reserved to DIGITAL
73FD	TSTH	A3FD	Reserved to DIGITAL
74FD	EMODH	A4FD	Reserved to DIGITAL
75FD	POLYH	A5FD	Reserved to DIGITAL
76FD	CVTHG	A6FD	Reserved to DIGITAL
77FD	Reserved to DIGITAL	A7FD	Reserved to DIGITAL
78FD	Reserved to DIGITAL	A8FD	Reserved to DIGITAL
79FD	Reserved to DIGITAL	A9FD	Reserved to DIGITAL

Table D-3 (Cont.) Two-Byte Opcodes

Hex Value	Mnemonic	Hex Value	Mnemonic	
7AFD	Reserved to DIGITAL	AAFD	Reserved to DIGITAL	
7BFD	Reserved to DIGITAL	ABFD	Reserved to DIGITAL	
7CFD	CLRH, CLRO	ACFD	Reserved to DIGITAL	
7DFD	MOVO	ADFD	Reserved to DIGITAL	
7EFD	MOVAH, MOVAO	AEFD	Reserved to DIGITAL	
7FFD	PUSHAH, PUSHAO	AFFD	Reserved to DIGITAL	
80FD	Reserved to DIGITAL	BOFD	Reserved to DIGITAL	
81FD	Reserved to DIGITAL	B1FD	Reserved to DIGITAL	
82FD	Reserved to DIGITAL	B2FD	Reserved to DIGITAL	
83FD	Reserved to DIGITAL	B3FD	Reserved to DIGITAL	
84FD	Reserved to DIGITAL	B4FD	Reserved to DIGITAL	
85FD	Reserved to DIGITAL	B5FD	Reserved to DIGITAL	
86FD	Reserved to DIGITAL	B6FD	Reserved to DIGITAL	
87FD	Reserved to DIGITAL	B7FD	Reserved to DIGITAL	
88FD	Reserved to DIGITAL	B8FD	Reserved to DIGITAL	
89FD	Reserved to DIGITAL	B9FD	Reserved to DIGITAL	
8AFD	Reserved to DIGITAL	BAFD	Reserved to DIGITAL	
8BFD	Reserved to DIGITAL	BBFD	Reserved to DIGITAL	
8CFD	Reserved to DIGITAL	BCFD	Reserved to DIGITAL	
8DFD	Reserved to DIGITAL	BDFD	Reserved to DIGITAL	
8EFD	Reserved to DIGITAL	BEFD	Reserved to DIGITAL	
8FFD	Reserved to DIGITAL	BFFD	Reserved to DIGITAL	
COFD	Reserved to DIGITAL	EOFD	Reserved to DIGITAL	
C1FD	Reserved to DIGITAL	E1FD	Reserved to DIGITAL	
C2FD	Reserved to DIGITAL	E2FD	Reserved to DIGITAL	
C3FD	Reserved to DIGITAL	E3FD	Reserved to DIGITAL	
C4FD	Reserved to DIGITAL	E4FD	Reserved to DIGITAL	
C5FD	Reserved to DIGITAL	E5FD	Reserved to DIGITAL	
C6FD	Reserved to DIGITAL	E6FD	Reserved to DIGITAL	
C7FD	Reserved to DIGITAL	E7FD	Reserved to DIGITAL	
C8FD	Reserved to DIGITAL	E8FD	Reserved to DIGITAL	
C9FD	Reserved to DIGITAL	E9FD	Reserved to DIGITAL	
CAFD	Reserved to DIGITAL	EAFD	Reserved to DIGITAL	
CBFD	Reserved to DIGITAL	EBFD	Reserved to DIGITAL	
CCFD	Reserved to DIGITAL	ECFD	Reserved to DIGITAL	
CDFD	Reserved to DIGITAL	EDFD	Reserved to DIGITAL	
CEFD	Reserved to DIGITAL	EEFD	Reserved to DIGITAL	

Table D-3 (Cont.) Two-Byte Opcodes

Hex Value	Mnemonic	Hex Value	Mnemonic	
CFFD	Reserved to DIGITAL	EFFD	Reserved to DIGITAL	
DOFD	Reserved to DIGITAL	FOFD	Reserved to DIGITAL	
D1FD	Reserved to DIGITAL	F1FD	Reserved to DIGITAL	
D2FD	Reserved to DIGITAL	F2FD	Reserved to DIGITAL	
D3FD	Reserved to DIGITAL	F3FD	Reserved to DIGITAL	
D4FD	Reserved to DIGITAL	F4FD	Reserved to DIGITAL	
D5FD	Reserved to DIGITAL	F5FD	Reserved to DIGITAL	
D6FD	Reserved to DIGITAL	F6FD	CVTHF	
D7FD	Reserved to DIGITAL	F7FD	CVTHD	
D8FD	Reserved to DIGITAL	F8FD	Reserved to DIGITAL	
D9FD	Reserved to DIGITAL	F9FD	Reserved to DIGITAL	
DAFD	Reserved to DIGITAL	FAFD	Reserved to DIGITAL	
DBFD	Reserved to DIGITAL	FBFD	Reserved to DIGITAL	
DCFD	Reserved to DIGITAL	FCFD	Reserved to DIGITAL	
DDFD	Reserved to DIGITAL	FCFE	Reserved to DIGITAL	
DEFD	Reserved to DIGITAL	FCFF	Reserved to DIGITAL	
DFFD	Reserved to DIGITAL	FDFF	BUGL	
		FEFF	BUGW	
		FFFF	Reserved for all time	



# Index

A	ADDP6 (Add Packed 6 Operand) instruction • 9-143 to 9-144		
A			
	Address		
Absolute expression ● 3-9	virtual●8-1		
Absolute mode • 5-14	Address access type • 8-14		
assembling relative mode as • 6-22	.ADDRESS directive • 6-4		
Absolute queue • 9-82 to 9-85	Address instructions • 9-34 to 9-36		
	Address storage directive (.ADDRESS) • 6-4		
manipulating • 9-85	Addressing mode • 5-1 to 5-19		
ACBB (Add Compare and Branch Byte) instruction  • 9-45 to 9-46	absolute • 5-14, 6-22		
ACBD (Add Compare and Branch D_floating	autodecrement • 5-7		
instruction • 9-45 to 9-46	autoincrement • 5-5		
ACBF (Add Compare and Branch F_floating)	autoincrement deferred • 5-6 to 5-7		
instruction • 9-45 to 9-46	branch • 5-19		
ACBG (Add Compare and Branch G_floating)	determining • 6-67 to 6-68		
instruction • 9-45 to 9-46	displacement • 5-7 to 5-8		
ACBH (Add Compare and Branch H_floating) instruction • 9-45 to 9-46	displacement deferred • 5-9 to 5-10 general • 5-16 general register • 5-1 to 5-12		
ACBL (Add Compare and Branch Long) instruction  • 9-45 to 9-46			
ACBW (Add Compare and Branch Word)	immediate • 5-14 to 5-15		
instruction • 9-45 to 9-46	index • 5-16 to 5-18		
Actual argument • 4-1 to 4-2	literal • 5-10 to 5-13, 5-15		
ADAWI (Add Aligned Word Interlocked)	operand specifier formats • 8-14 to 8-24		
instruction • 9-8	program counter • 5-12 to 5-16		
ADDB2 (Add Byte 2 Operand) instruction • 9-9	register • 5-4 to 5-5		
ADDB3 (Add Byte 3 Operand) instruction • 9-9	register deferred • 5-5		
ADDD2 (Add D_floating 2 Operand)	relative • 5-12 to 5-13, 6-19, 6-22		
instruction • 9-105	relative deferred • 5-13 to 5-14, 6-19		
ADDD3 (Add D_floating 3 Operand)	summary • C-9 to C-12		
instruction ● 9-105	ADDW2 (Add Word 2 Operand) instruction • 9-		
ADDF2 (Add F_floating 2 Operand) instruction • 9-105	ADDW3 (Add Word 3 Operand) instruction • 9 ADWC (Add with Carry) instruction • 9-10		
ADDF3 (Add F_floating 3 Operand) instruction • 9-105	ALIGN directive • 6-5 to 6-6		
ADDG2 (ADD G_floating 2 Operand)	AND operator • 3-16		
instruction • 9-105	AOBLEQ (Add One and Branch Less Than or		
ADDG3 (ADD G_floating 3 Operand)	Equal) instruction • 9-47		
instruction ● 9-105	AOBLSS (Add One and Branch Less Than) instruction • 9-48		
ADDH2 (ADD H_floating 2 Operand)	Argument		
instruction • 9-105	in macro • 4-1 to 4-6		
ADDH3 (ADD H_floating 3 Operand) instruction • 9-105	length • 6-63		
ADDL2 (Add Long 2 Operand) instruction • 9-9	number of • 6-62		
, , , , , , , , , , , , , , , , , , , ,			

ADDL3 (Add Long 3 Operand) instruction • 9-9

ADDP4 (Add Packed 4 Operand)

Arithmetic instructions • 9-139 to 9-162

floating-point • 9-100 to 9-121

#### Index

BCS (Branch on Carry Set) instruction • 9-49 to Arithmetic instructions (cont'd.) 9-50 integer • 9-6 to 9-33 BEQL (Branch on Equal) instruction • 9-49 to 9-50 Arithmetic shift operator • 3-15 BEQLU (Branch on Equal Unsigned) .ASCIC directive • 6-8 instruction • 9-49 to 9-50 .ASCID directive • 6-9 BGEQ (Branch on Greater Than or Equal) ASCII character set • A-1 to A-2 instruction • 9-49 to 9-50 .ASCII directive • 6-10 BGEQU (Branch on Greater Than or Equal ASCII operator • 3-12 Unsigned) instruction • 9-49 to 9-50 ASCII string storage directives • 6-7 to 6-11 BGTR (Branch on Greater Than) instruction • 9-49 counted (.ASCIC) • 6-8 to 9-50 string (.ASCII) • 6-10 BGTRU (Branch on Greater Than Unsigned) string-descriptor (.ASCID) • 6-9 instruction • 9-49 to 9-50 zero-terminated (.ASCIZ) • 6-11 BICB2 (Bit Clear Byte 2 Operand) instruction • 9-12 .ASCIZ directive • 6-11 BICB3 (Bit Clear Byte 3 Operand) instruction • 9-12 ASHL (Arithmetic Shift Long) instruction • 9-11 BICL2 (Bit Clear Long 2 Operand) instruction • 9-12 ASHP (Arithmetic Shift and Round Packed) BICL3 (Bit Clear Long 3 Operand) instruction • 9-12 instruction • 9-145 to 9-146 BICPSW (Bit Clear PSW) instruction • 9-71 ASHQ (Arithmetic Shift Quad) instruction • 9-11 BICW2 (Bit Clear Word 2 Operand) Assembler directives, instruction • 9-12 summary • C-1 BICW3 (Bit Clear Word 3 Operand) Assembly termination directive (.END) • 6-25 instruction • 9-12 Binary operator • 3-15 to 3-16 Assignment statement • 1-1, 3-16 to 3-17 summary • C-8 Autodecrement mode • 5-7 BISB2 (Bit Set Byte 2 Operand) instruction • 9-13 operand specifier format • 8-17 BISB3 (Bit Set Byte 3 Operand) instruction • 9-13 Autoincrement deferred mode • 5-6 to 5-7 operand specifier format • 8-16 to 8-17 BISL2 (Bit Set Long 2 Operand) instruction • 9-13 Autoincrement mode • 5-5 BISL3 (Bit Set Long 3 Operand) instruction • 9-13 BISPSW (Bit Set PSW) instruction • 9-72 operand specifier format • 8-16 BISW2 (Bit Set Word 2 Operand) instruction • 9-13 BISW3 (Bit Set Word 3 Operand) instruction • 9-13 BITB (Bit Test Byte) instruction • 9-14 BITL (Bit Test Long) instruction • 9-14 Base operand specifier • 8-21 BITW (Bit Test Word) instruction • 9-14 BBC (Branch on Bit Clear) instruction • 9-51 BLBC (Branch on Low Bit Clear) instruction • 9-54 BBCC (Branch on Bit Clear and Clear) BLBS (Branch on Low Bit Set) instruction • 9-54 instruction • 9-52 BLEQ (Branch on Less Than or Equal) BBCCI (Branch on Bit Clear and Clear Interlocked) instruction • 9-49 to 9-50 instruction • 9-53 BLEQU (Branch on Less Than or Equal Unsigned) BBCS (Branch on Bit Clear and Set) instruction • 9-49 to 9-50 instruction • 9-52 Block storage allocation directives (.BLKx) • 6-12 BBS (Branch on Bit Set) instruction • 9-51 to 6-13 BBSC (Branch on Bit Set and Clear) BLSS (Branch on Less Than) instruction • 9-49 to instruction • 9-52 9-50

BLSSU (Branch on Less Than Unsigned) instruction

BNEQ (Branch on Not Equal) instruction • 9-49 to

•9-49 to 9-50

9-50

9-50

BBSS (Branch on Bit Set and Set)

BBSSI (Branch on Bit Set and Set Interlocked)

BCC (Branch on Carry Clear) instruction • 9-49 to

instruction • 9-52

instruction • 9-53

BNEQU (Branch on Not Equal Unsigned) instruction CHMS (Change Mode to Supervisor) • 9-49 to 9-50 instruction • 9-184 to 9-185 BPT (Breakpoint Fault) instruction • 9-73 CHMU (Change Mode to User) instruction • 9-184 to 9-185 Branch access type • 8-14 CLRB (Clear Byte) instruction • 9-15 Branch mode • 5-20 CLRD (Clear D\_floating) instruction • 9-106 operand specifier format • 8-24 CLRF (Clear F\_floating) instruction • 9-106 BRB (Branch Byte Displacement) instruction • 9-55 CLRG (Clear G\_floating) instruction • 9-106 **BRW** (Branch Word Displacement) instruction • 9-55 CLRH (Clear H\_floating) instruction • 9-106 BSBB (Branch to Subroutine Byte Displacement) CLRL (Clear Long) instruction • 9-15 instruction • 9-56 CLRO (Clear Octa) instruction • 9-15 BSBW (Branch to Subroutine Word Displacement) CLRQ (Clear Quad) instruction • 9-15 instruction • 9-56 CLRW (Clear Word) instruction • 9-15 **BUGL** (Bugcheck Longword Message Identifier) CMPB (Compare Byte) instruction • 9-16 instruction • 9-191 CMPC3 (Compare Characters 3 Operand) BUGW (Bugcheck Word Message Identifier) instruction • 9-124 to 9-125 instruction • 9-191 CMPC5 (Compare Characters 5 Operand) BVC (Branch on Overflow Clear) instruction • 9-49 instruction • 9-124 to 9-125 to 9-50 CMPD (Compare D\_floating) instruction • 9-107 BVS (Branch on Overflow Set) instruction • 9-49 to CMPF (Compare F\_floating) instruction • 9-107 CMPG (Compare G\_floating) instruction • 9-107 Byte • 8-1 CMPH (Compare H\_floating) instruction • 9-107 .BYTE directive • 6-14 to 6-15 CMPL (Compare Long) instruction • 9-16 Byte storage directive (.BYTE) • 6-14 to 6-15 CMPP3 (Compare Packed 3 Operand) instruction • 9-147 CMPP4 (Compare Packed 4 Operand) instruction • 9-147 CMPV (Compare Field) instruction • 9-39 CMPW (Compare Word) instruction • 9-16 Call frame • 9-63 CMPZV (Compare Zero Extended Field) instruction CALLG (Call Procedure With General Argument • 9-39 List) instruction • 9-65 to 9-66 Colon (:) CALLS (Call Procedure with Stack Argument List) in label field • 2-2 instruction • 9-67 to 9-68 Complement operator • 3-14 Carry condition code (C) • 8-11 Condition code • 8-11 to 8-12, 9-5 CASEB (Case Byte) instruction • 9-57 carry (C) • 8-11 CASEL (Case Long) instruction • 9-57 negative (N) • 8-12 CASEW (Case Word) instruction • 9-57 overflow (V) • 8-12 Character set zero (Z) • 8-12 in source statement • 3-1 to 3-2 Conditional assembly block directives special characters • C-6 to C-7 .ENDC • 6-26 table • A-1 to A-2 .IF • 6-39 to 6-41 Character string listing unsatisfied code • 6-87 data type • 8-6 to 8-7 Continuation character (-) length • 6-63 in source statement • 2-1 Character string instructions • 9-122 to 9-135 Control instructions • 9-43 to 9-62 CHME (Change Mode to Executive) CRC (Calculate Cyclic Redundancy Check) instruction • 9-184 to 9-185 instruction • 9-137 to 9-138 CHMK (Change Mode to Kernel) instruction • 9-184 Created local label • 4-6 to 4-7 to 9-185

range • 3-7

#### Index

- .CROSS directive 6-16 to 6-17
- Cross-reference directives
  - .CROSS 6-16 to 6-17
  - .NOCROSS 6-16 to 6-17, 6-65
- Current location counter 3-17
- CVTBD (Convert Byte to D\_floating) instruction 9-108 to 9-110
- CVTBF (Convert Byte to F\_floating) instruction 9-108 to 9-110
- CVTBG (Convert Byte to G\_floating) instruction 9-108 to 9-110
- CVTBH (Convert Byte to H\_floating) instruction 9-108 to 9-110
- CVTBL (Convert Byte to Long) instruction 9-17
- CVTBW (Convert Byte to Word) instruction 9-17
- CVTDB (Convert D\_floating to Byte) instruction 9-108 to 9-110
- CVTDF (Convert D\_floating to F\_floating) instruction 9-108 to 9-110
- CVTDH (Convert D\_floating to H\_floating) instruction 9-108 to 9-110
- CVTDL (Convert D\_floating to Long) instruction 9-108 to 9-110
- CVTDW (Convert D\_floating to Word) instruction 9-108 to 9-110
- CVTFB (Convert F\_floating to Byte) instruction 9-108 to 9-110
- CVTFD (Convert F\_floating to D\_floating) instruction 9-108 to 9-110
- CVTFG (Convert F\_floating to G\_floating) instruction 9-108 to 9-110
- CVTFH (Convert F\_floating to H\_floating) instruction 9-108 to 9-110
- CVTFL (Convert F\_floating to Long) instruction 9-108 to 9-110
- CVTFW (Convert F\_floating to Word) instruction 9-108 to 9-110
- CVTGB (Convert G\_floating to Byte) instruction 9-108 to 9-110
- CVTGF (Convert G\_floating to F\_floating) instruction 9-108 to 9-110
- CVTGH (Convert G\_floating to H\_floating) instruction 9-108 to 9-110
- CVTGL (Convert G\_floating to Long) instruction 9-108 to 9-110
- CVTGW (Convert G\_floating to Word) instruction 9-108 to 9-110
- CVTHB (Convert H\_floating to Byte) instruction 9-108 to 9-110
- CVTHD (Convert H\_floating to D\_floating) instruction 9-108 to 9-110

- CVTHF (Convert H\_floating to F\_floating) instruction 9-108 to 9-110
- CVTHG (Convert H\_floating to G\_floating) instruction 9-108 to 9-110
- CVTHL (Convert H\_floating to Long) instruction 9-108 to 9-110
- CVTHW (Convert H\_floating to Word) instruction 9-108 to 9-110
- CVTLD (Convert Long to D\_floating) instruction 9-108 to 9-110
- CVTLF (Convert Long to F\_floating) instruction 9-108 to 9-110
- CVTLG (Convert Long to G\_floating) instruction 9-108 to 9-110
- CVTLH (Convert Long to H\_floating) instruction 9-108 to 9-110
- CVTLP (Convert Long to Packed) instruction 9-148
- CVTLW (Convert Long to Word) instruction 9-17
- CVTPL (Convert Packed to Long) instruction 9-149
- CVTPS (Convert Packed to Leading Separate Numeric) instruction 9-150 to 9-151
- CVTPT (Convert Packed to Trailing Numeric) instruction 9-152 to 9-153
- CVTRDL (Convert Rounded D\_floating to Long) instruction 9-108 to 9-110
- CVTRFL (Convert Rounded F\_floating to Long) instruction 9-108 to 9-110
- CVTRGL (Convert Rounded G\_floating to Long) instruction 9-108 to 9-110
- CVTRHL (Convert Rounded H\_floating to Long) instruction 9-108 to 9-110
- CVTSP (Convert Leading Separate Numeric to Packed) instruction 9-154
- CVTTP (Convert Trailing Numeric to Packed) instruction 9-155 to 9-156
- CVTWB (Convert Word to Byte) instruction 9-17
- CVTWD (Convert Word to D\_floating) instruction 9-108 to 9-110
- CVTWF (Convert Word to F\_floating) instruction 9-108 to 9-110
- CVTWG (Convert Word to G\_floating) instruction 9-108 to 9-110
- CVTWH (Convert Word to H\_floating) instruction 9-108 to 9-110
- CVTWL (Convert Word to Long) instruction 9-17
- Cyclic redundancy check instruction 9-136 to 9-138

D_floating data type • 9-101
.D_FLOATING directive • 6-20
Data storage directives
.ADDRESS • 6-4
.ASCIC • 6-8
.ASCID • 6-9
.ASCII • 6-10
.ASCIZ • 6-11
.BYTE • 6-14 to 6-15
D_FLOATING • 6-20
F_FLOATING • 6-34
G_FLOATING • 6-35
H_FLOATING • 6-37
.LONG • 6-55
OCTA • 6-69
.PACKED • 6-73
.QUAD • 6-80
.SIGNED_BYTE • 6-89
.SIGNED_WORD • 6-90 to 6-91
.WORD • 6-98
Data type • 8-1 to 8-11
character string • 8-6 to 8-7
floating-point • 8-3 to 8-5, 9-100 to 9-101
integer • 8-1 to 8-3
leading separate numeric string • 8-9 to 8-10
packed decimal string • 8-10 to 8-11
string • 8-6 to 8-11
trailing numeric string • 8-7 to 8-9
variable-length bit field • 8-5 to 8-6
.DEBUG directive • 6-18
Debug symbol attribute directive (.DEBUG) • 6-18
DECB (Decrement Byte) instruction • 9-18
Decimal overflow enable (DV) • 8-12
Decimal string instructions • 9-139 to 9-162  Decimal/hexadecimal conversion • B-1
table • B-2
DECL (Decrement Long) instruction • 9-18
DECW (Decrement Word) instruction • 9-18
Default control directive (.DEFAULT) • 6-19
.DEFAULT directive • 6-19
Delimiter
string argument • 4-3

Direct assignment statement • 1-1, 3-16 to 3-17

Directive • 1-1 to 1-2, 6-1 to 6-98 as operator • 2-3 general assembler • 1-1, 6-1, 6-1 to 6-3 macro • 1-1, 6-1 summary • C-1 to C-6 Directives macro • 6-3 .DISABLE directive • 6-21 Displacement deferred mode • 5-9 to 5-10 operand specifier formats • 8-18 Displacement mode • 5-7 to 5-8 operand specifier formats • 8-17 to 8-18 DIVB2 (Divide Byte 2 Operand) instruction • 9-19 DIVB3 (Divide Byte 3 Operand) instruction • 9-19 DIVD2 (Divide D\_floating 2 Operand) instruction • 9-111 DIVD3 (Divide D\_floating 3 Operand) instruction • 9-111 DIVF2 (Divide F\_floating 2 Operand) instruction • 9-111 DIVF3 (Divide F\_floating 3 Operand) instruction • 9-111 DIVG2 (Divide G\_floating 2 Operand) instruction • 9-111 DIVG3 (Divide G\_floating 3 Operand) instruction • 9-111 DIVH2 (Divide H\_floating 2 Operand) instruction • 9-111 DIVH3 (Divide H\_floating 3 Operand) instruction • 9-111 Divide by zero trap • 8-13 DIVL2 (Divide Long 2 Operand) instruction • 9-19 DIVL3 (Divide Long 3 Operand) instruction • 9-19 DIVP (Divide Packed) instruction • 9-157 to 9-158 DIVW2 (Divide Word 2 Operand) instruction • 9-19 DIVW3 (Divide Word 3 Operand) instruction • 9-19 .DOUBLE directive • 6-20

### E

Edit instruction • 9-163 to 9-180

Edit pattern operator • 9-164, 9-166 to 9-180

EDITPC (Edit Packed to Character String) instruction • 9-164 to 9-180

EDIV (Extended Divide) instruction • 9-20

EMODD (Extended Multiply and Integerize D\_floating) instruction • 9-112 to 9-113

EMODF (Extended Multiply and Integerize Expression • 3-9 to 3-10 F\_floating) instruction • 9-112 to 9-113 absolute • 3-9 **EMODG** (Extended Multiply and Integerize evaluation of • 3-9 G\_floating) instruction • 9-112 to 9-113 example of • 3-10 **EMODH** (Extended Multiply and Integerize external • 3-9 H\_floating) instruction • 9-112 to 9-113 global • 3-9 EMUL (Extended Multiply) instruction • 9-21 relocatable • 3-9, 3-17 .ENABLE directive • 6-22 to 6-24, 6-33 Extent End conditional directive (.ENDC) • 6-26 syntax • 7-1 End definition directive (.ENDM) • 6-27 .EXTERNAL directive • 6-33 .END directive • 6-25 External expression • 3-9 End range directive (.ENDR) • 6-28 External symbol • 6-97 .ENDC directive • 6-26 defining • 6-22, 6-33 .ENDM directive • 6-27 External symbol attribute directive • 6-33 .ENDR directive • 6-28 %EXTRACT operator • 4-9 to 4-10 .ENTRY directive • 6-29 to 6-30 EXTV (Extract Field) instruction • 9-40 Entry mask • 9-63 **EXTZV** (Extract Zero Extended Field) Entry point instruction • 9-40 defining • 6-29 to 6-30 EO\$ADJUST\_INPUT (Adjust Input Length) pattern operator • 9-169 EO\$BLANK\_ZERO (Blank Backwards When Zero) pattern operator • 9-170 EO\$CLEAR\_SIGNIF (Clear Significance) pattern F\_floating • 8-3 operator • 9-179 F\_floating data type • 9-101 EO\$END (End Edit) pattern operator • 9-171 .F\_FLOATING directive • 6-34 EO\$END\_FLOAT (End Floating Sign) pattern operator • 9-172 FFC (Find First Clear) instruction • 9-41 FFS (Find First Set) instruction • 9-41 EO\$FILL (Store Fill) pattern operator • 9-173 EO\$FLOAT (Float Sign) pattern operator • 9-174 Field • 2-1 to 2-4 EO\$INSERT (Insert Character) pattern comment • 2-1, 2-3 to 2-4 operator • 9-175 label • 2-1, 2-2 EO\$LOAD\_FILL (Load Fill Register) pattern Must Be Zero (MBZ) • 7-1 operator • 9-176 operand • 2-3 EO\$LOAD\_MINUS (Load Sign Register If Minus) operator • 2-3 pattern operator • 9-176 variable-length bit • 8-5 to 8-6 EO\$LOAD\_PLUS (Load Sign Register If Plus) .FLOAT directive • 6-34 pattern operator • 9-176 Floating overflow fault • 8-13 EO\$LOAD\_SIGN (Load Sign Register) pattern Floating underflow enable (FU) • 8-12 operator • 9-176 Floating-point EO\$MOVE (Move Digits) pattern operator • 9-177 accuracy • 9-102 to 9-103 EO\$REPLACE\_SIGN (Replace Sign When Zero) pattern operator • 9-178 rounding • 9-102 to 9-103 EO\$SET\_SIGNIF (Set Significance) pattern zero • 9-101 operator • 9-179 Floating-point data type • 8-3 to 8-5, 9-100 to 9-101 EO\$STORE\_SIGN (Store Sign) pattern operator • 9-180 D\_floating • 8-4 .ERROR directive • 6-31 G\_floating • 8-4 .EVEN directive • 6-32 H\_floating • 8-5 Exception control • 8-11 to 8-13 Floating-point instructions • 9-100 to 9-121 Exclusive OR operator • 3-16 Floating-point number • 9-100

Floating-point number (cont'd.) F\_floating • 6-34 format • 3-3 G\_floating • 6-35 H\_floating • 6-37 in source statement • 3-3 to 3-4 rounding • 6-23 storage • 6-20 storing • 6-34, 6-35, 6-37 truncating • 6-23 Floating-point operator • 3-14 Floating-point storage directives .D\_FLOATING • 6-20 .F\_FLOATING • 6-34 .G\_FLOATING • 6-35 Formal argument • 4-1 to 4-2 Frame call • 9-63 stack • 9-63

## G

G\_floating data type • 9-101
.G\_FLOATING directive • 6-35
General mode • 5-16
General register mode • 5-1 to 5-12
.GLOBAL directive • 6-36
Global expression • 3-9
Global label • 2-2
Global symbol • 3-6, 6-97
defining • 6-22, 6-33, 6-36
redefining for shareable image • 6-94 to 6-95
Global symbol attribute directive (.GLOBAL) • 6-36



.H\_FLOATING directive • 6-37
H\_floating-point storage directive
 (.H\_FLOATING) • 6-37
HALT (Halt) instruction • 9-74
Hexadecimal/decimal conversion • B-1
table • B-2

.IDENT directive • 6-38 Identification directive (.IDENT) • 6-38 .IF directive • 6-39 to 6-41 .IF\_FALSE directive • 6-42 to 6-44 .IF\_TRUE directive • 6-42 to 6-44 .IF\_TRUE\_FALSE directive • 6-42 to 6-44 .IIF directive • 6-45 Immediate conditional assembly block directive (.IIF) • 6-45 Immediate mode • 5-14 to 5-15 contrasted with literal mode • 5-16 INCB (Increment Byte) instruction • 9-22 INCL (Increment Long) instruction • 9-22 Inclusive OR operator • 3-16 INCW (Increment Word) instruction • 9-22 Indefinite repeat argument directive (.IRP) • 6-46 to Indefinite repeat character directive (.IRPC) • 6-48 to 6-49 INDEX (Compute Index) instruction • 9-75 to 9-76 Index mode • 5-16 to 5-18 operand specifier format • 8-21 to 8-22 INSQHI (Insert Entry into Queue at Head, Interlocked) instruction • 9-88 to 9-89 INSQTI (Insert Entry into Queue at Tail, Interlocked) instruction • 9-90 to 9-91 INSQUE (Insert Entry in Queue) instruction • 9-92 to 9-93 Instruction • 1-1 as operator • 2-3 format • 8-13 to 8-24 Instruction notation operand specifier • 9-3 to 9-4 operation description • 9-4 to 9-5 Instructions • 9-2 to 9-191 address • 9-34 to 9-36 arithmetic • 9-6 to 9-33, 9-100 to 9-121, 9-139 to 9-162 character string • 9-122 to 9-135 control • 9-43 to 9-62 decimal string • 9-139 to 9-162 floating-point • 9-100 to 9-121 integer • 9-6 to 9-33

logical • 9-6 to 9-33

Instructions (cont'd.) .LIST directive • 6-54 See also .SHOW directive packed decimal • 9-139 to 9-162 Listing procedure call • 9-63 to 9-69 table of contents • 6-92 queue • 9-82 to 9-99 Listing control directive string • 9-122 to 9-135, 9-139 to 9-162 .IDENT • 6-38 variable-length bit field • 9-37 to 9-42 .LIST • 6-54 INSV (Insert Field) instruction • 9-42 .NLIST • 6-64 Integer .NOSHOW • 6-66, 6-87 to 6-88 data type • 8-1 to 8-3 .PAGE • 6-74 in source statement • 3-3 .SHOW • 6-87 to 6-88 unsigned • 8-1, 8-2 .SUBTITLE • 6-92 Integer instructions • 9-6 to 9-33 .TITLE • 6-93 Integer overflow enable (IV) • 8-12 Listing level count • 6-88 .IRP directive • 6-46 to 6-47 Literal mode • 5-10 to 5-12 .IRPC directive • 6-48 to 6-49 contrasted with immediate mode • 5-16 operand specifier format • 8-19 to 8-21 Local label saving • 6-85 to 6-86 user-defined • 3-7 to 3-8 Local label block JMP (Jump) instruction • 9-58 ending • 6-22 JSB (Jump To Subroutine) instruction • 9-59 starting • 6-22 Local symbol • 3-6 %LOCATE operator • 4-8 to 4-9 Location control directive .ALIGN • 6-5 to 6-6 .BLKx • 6-12 to 6-13 Keyword argument • 4-2 to 4-3 .EVEN • 6-32 .ODD • 6-70 LOCC (Locate Character) instruction • 9-126 Logical AND operator See AND operator Logical exclusive OR operator Label See exclusive OR operator created local • 4-6 to 4-7 Logical inclusive OR operator global • 2-2 See inclusive OR operator user-defined local • 3-7 to 3-8, 4-6 Logical instructions • 9-6 to 9-33 LDPCTX (Load Process Context) .LONG directive • 6-55 instruction • 9-187 Longword • 8-2 Leading separate numeric string Longword storage directive (.LONG) • 6-55 data type • 8-9 to 8-10 %LENGTH operator • 4-7 to 4-8 .LIBRARY directive • 6-50



Macro • 4-1 to 4-10 nested • 4-4 to 4-5 passing numeric value to • 4-6

.LINK directive • 6-51 to 6-53 /INCLUDE qualifier • 6-51 /LIBRARY qualifier • 6-51

/SHAREABLE qualifier • 6-52

/SELECTIVE\_SEARCH qualifier • 6-52

Macro (cont'd.)	MBZ field • 7-1
with the same name as an opcode • 6-57	.MCALL directive • 6-59
Macro argument • 4-1 to 4-6	MCOMB (Move Complemented Byte)
actual • 4-1 to 4-2	instruction ● 9-23
concatenated ● 4-5	MCOML (Move Complemented Long)
delimited • 4-3 to 4-4, 4-4 to 4-5	instruction • 9-23
formal • 4-1 to 4-2	MCOMW (Move Complemented Word) instructio
keyword • 4-2 to 4-3	• 9-23
positional • 4-2 to 4-3	.MDELETE directive • 6-60
string • 4-3 to 4-5	Message display directives
Macro call • 4-1	.ERROR • 6-31
as operator • 2-3	.PRINT • 6-75
listing ● 6-87	.WARN • 6-96
number of arguments • 6-62	.MEXIT directive • 6-61
Macro call directive (.MCALL) • 6-59	MFPR (Move from Processor Register) instruction • 9-190
Macro definition ● 4-1	MNEGB (Move Negated Byte) instruction • 9-24
default value • 4-2	MNEGD (Move Negated D_floating)
end • 6-27	instruction • 9-114
Labelling in • 4-6 to 4-7	MNEGF (Move Negated F_floating)
listing • 6-87	instruction • 9-114
Macro definition directive	MNEGG (Move Negated G_floating)
.MACRO • 6-56 to 6-57	instruction ● 9-114
Macro deletion directive (.MDELETE) • 6-60	MNEGH (Move Negated H_floating)
.MACRO directive • 6-56 to 6-57	instruction • 9-114
Macro exit directive (.MEXIT) • 6-61	MNEGL (Move Negated Long) instruction • 9-24
Macro expansion	MNEGW (Move Negated Word) instruction • 9-24
listing • 6-87	Modify access type ● 8-13
printing • 4-1	Module name
terminating ● 6-61	made available to debugger • 6-23
Macro library	MOVAB (Move Address Byte) instruction • 9-35
adding a name to • 6-50	MOVAD (Move Address D_floating)
Macro library directive (.LIBRARY) • 6-50	instruction • 9-35
Macro link directive (.LINK) • 6-51 to 6-53	MOVAF (Move Address F_floating) instruction • 9-35
Macro name • 3-6	MOVAG (Move Address G_floating)
Macro operator	instruction • 9-35
%EXTRACT • 4-9 to 4-10	MOVAH (Move Address H_floating)
%LENGTH • 4-7 to 4-8	instruction • 9-35
%LOCATE • 4-8 to 4-9	MOVAL (Move Address Long) instruction • 9-35
string • 4-7 to 4-10	MOVAO (Move Address Octa) instruction • 9-35
Macro string operator	MOVAQ (Move Address Quad) instruction • 9-35
summary • C-8 to C-9	MOVAW (Move Address Word) instruction • 9-3
Macroinstruction	MOVB (Move Byte) instruction • 9-25
See macro	MOVC3 (Move Character 3 Operand)
Mask	instruction • 9-128 to 9-129
entry • 9-63	MOVC5 (Move Character 5 Operand)
register • 3-13 to 3-14	instruction • 9-128 to 9-129
register save • 6-29, 6-58	MOVD - Move D_floating • 9-115
.MASK directive • 6-58	MOVF - Move F_floating • 9-115
MATCHC (Match Characters) instruction • 9-127	MOVG - Move G. floating 9-115

MOVH - Move H\_floating • 9-115 MOVL (Move Long) instruction • 9-25 MOVO (Move Octa) instruction • 9-25 MOVP (Move Packed) instruction • 9-159 MOVPSL (Move PSL) instruction • 9-77 MOVQ (Move Quad) instruction • 9-25 MOVTC (Move Translated Characters) instruction • 9-130 MOVTUC (Move Translated Until Character) instruction • 9-131 to 9-132 MOVW (Move Word) instruction • 9-25 MOVZBL (Move Zero-Extended Byte to Long) instruction • 9-26 MOVZBW (Move Zero-Extended Byte to Word) instruction • 9-26 MOVZWL (Move Zero-Extended Word to Long) instruction • 9-26 MTPR (Move to Processor Register) instruction • 9-189 MULB2 (Multiply Byte 2 Operand) instruction • 9-27 MULB3 (Multiply Byte 3 Operand) instruction • 9-27 MULD2 (Multiply D\_floating 2 Operand) instruction • 9-116 MULD3 (Multiply D\_floating 3 Operand) instruction • 9-116 MULF2 (Multiply F\_floating 2 Operand) instruction • 9-116 MULF3 (Multiply F\_floating 3 Operand) instruction • 9-116 MULG2 (Multiply G\_floating 2 Operand) instruction • 9-116 MULG3 (Multiply G\_floating 3 Operand) instruction 9-116 MULH2 (Multiply H\_floating 2 Operand) instruction • 9-116 MULH3 (Multiply H\_floating 3 Operand) instruction • 9-116 MULL2 (Multiply Long 2 Operand) instruction • 9-27 MULL3 (Multiply Long 3 Operand) instruction • 9-27 MULP (Multiply Packed) instruction • 9-160 MULW2 (Multiply Word 2 Operand) instruction • 9-27 MULW3 (Multiply Word 3 Operand) instruction • 9-27 Must Be Zero field • 7-1

## N

.NARG directive • 6-62 .NCHR directive • 6-63 Negative condition code (N) • 8-12 .NLIST directive • 6-64 See also .NOSHOW directive .NOCROSS directive • 6-16 to 6-17, 6-65 NOP (No Operation) instruction • 9-78 .NOSHOW directive • 6-66, 6-87 to 6-88 .NTYPE directive • 6-67 to 6-68 Number See also integer, floating-point number, and packed decimal string in source statement • 3-3 to 3-4 Number of arguments directive (.NARG) • 6-62 Number of characters directive (.NCHR) • 6-63 Numeric control operator • 3-14 Numeric string leading separate • 8-9 to 8-10 trailing • 8-7 to 8-9



6-72

Object module identifying • 6-38 naming • 6-93 title • 6-93 .OCTA directive • 6-69 Octaword • 8-3 Octaword storage directive (.OCTA) • 6-69 .ODD directive • 6-70 One's complement of expression • 3-14 creating • 6-71 to 6-72 defining • 6-81 format • 8-13 redefining • 6-57, 6-71 to 6-72 summary • D-1 to D-17 with the same name as a macro • 6-57 Opcode definition directive (.OPDEF) • 6-71 to

OI CODES,	operator (cont a.)
summary,	summary • C-7 to C-9
alphabetic order • D-1	textual • 3-12 to 3-14
numeric order • D-10	unary • 3-10 to 3-11, C-7 to C-8
.OPDEF directive • 6-71 to 6-72	Overflow condition code (V) • 8-12
Operand • 2-3	
determining addressing mode of • 6-67 to 6-68	D
primary • 8-21	Р
reserved • 9-101, 9-102, 9-140	
Operand generation directives	
.REF16 • 6-81	Packed decimal instructions • 9-139 to 9-162
.REF2 • 6-81	Packed decimal string • 9-139 to 9-141
.REF4 • 6-81	data type • 8-10 to 8-11
.REF8 • 6-81	format • 3-4
Operand specifier • 8-13 to 8-24	in source statement • 3-4
access type notation • 9-3	storing • 6-73
access types • 8-13 to 8-14	zero-length • 9-141
base • 8-21	Packed decimal string storage directive (.PACKED)
data type notation • 9-3 to 9-4	• 6-73
data types • 8-14	.PACKED directive • 6-73
notation • 9-3 to 9-4	.PAGE directive • 6-74
Operand specifier addressing mode formats • 8-14	Page ejection directive (.PAGE) • 6-74
to 8-24	Pattern operator • 9-164, 9-166 to 9-180
autodecrement mode • 8-17	Period (.)
autoincrement deferred mode • 8-16 to 8-17	current location counter • 3-17
autoincrement mode • 8-16	Permanent symbol • 3-5, 3-6
branch mode • 8-24	Permanent symbol table • D-1 to D-17
displacement deferred mode • 8-18	POLYD (Polynomial Evaluation D_floating)
displacement mode • 8-17 to 8-18	instruction • 9-117 to 9-119
index mode • 8-21 to 8-22	POLYF (Polynomial Evaluation F_floating)
literal mode • 8-19 to 8-21	instruction • 9-117 to 9-119
register deferred mode • 8-16	POLYG (Polynomial Evaluation G_floating) instruction • 9-117 to 9-119
register mode • 8-15	
Operand type directive (.NTYPE) • 6-67 to 6-68	POLYH (Polynomial Evaluation H_floating) instruction • 9-117 to 9-119
Operator • 2-3	POPR (Pop Registers) instruction • 9-79
AND • 3-16	Positional argument • 4-2 to 4-3
arithmetic shift • 3-15	Primary operand • 8-21
ASCII • 3-12	.PRINT directive • 6-75
binary • 3-15 to 3-16, C-8	PROBER (Probe Read) instruction • 9-182 to 9-183
complement • 3-14	PROBEW (Probe Write) instruction ● 9-182 to
exclusive OR • 3-16	9-183
floating-point • 3-14	Procedure call instructions • 9-63 to 9-69
inclusive OR•3-16	Processor status word • 8-11 to 8-12
macro • 4-7 to 4-10	condition codes • 8-11 to 8-12
macro string • C-8 to C-9	decimal overflow enable (DV) • 8-12
numeric control • 3-14	floating underflow enable (FU) • 8-12
pattern • 9-166 to 9-180	integer overflow enable (IV) • 8-12
radix control • 3-11 to 3-12	trace trap enable (T) • 8-12

register • 3-13 to 3-14

Program counter mode • 5-12 to 5-16 Program section absolute • 6-78, 6-79 alignment • 6-79 attributes • 6-76 to 6-78, 6-79 defining • 6-76 to 6-79 Radix control operator • 3-11 to 3-12 name • 6-76, 6-79 Range restoring context of • 6-84 syntax • 7-1 saving context of • 6-85 to 6-86 Read access type • 8-13 saving local label • 6-85 to 6-86 .REFn directive • 6-81 unnamed • 6-78, 6-79 Register deferred mode • 5-5 Program sectioning directive operand specifier format • 8-16 .PSECT • 6-76 to 6-79 Register mask operator • 3-13 to 3-14, 6-29 .RESTORE\_PSECT • 6-84 Register mode • 5-4 to 5-5 .SAVE\_PSECT • 6-85 to 6-86 operand specifier format • 8-15 .PSECT directive • 6-76 to 6-79 Register name • 3-5, 3-6 **PSW** Register save mask • 6-29, 6-58 See processor status word REI (Return from Exception or Interrupt) instruction PUSHAB (Push Address Byte) instruction • 9-36 9-186 PUSHAD (Push Address D\_floating) Relative deferred mode • 5-13 to 5-14 instruction • 9-36 setting default displacement length • 6-19 PUSHAF (Push Address F\_floating) Relative mode • 5-12 to 5-13 instruction • 9-36 assembled as absolute mode • 6-22 PUSHAG (Push Address G\_floating) setting default displacement length • 6-19 instruction • 9-36 Relocatable expression • 3-9 PUSHAH (Push Address H\_floating) REMQHI (Remove Entry from Queue at Head, instruction • 9-36 Interlocked) instruction • 9-94 to 9-95 PUSHAL (Push Address Long) instruction • 9-36 REMOTI (Remove Entry from Queue at Tail. PUSHAQ (Push Address Quad) instruction • 9-36 Interlocked) instruction • 9-96 to 9-97 PUSHAW (Push Address Word) instruction • 9-36 REMQUE (Remove Entry from Queue) PUSHL (Push Long) instruction • 9-28 instruction • 9-98 to 9-99 PUSHR (Push Registers) instruction • 9-80 Repeat block argument substitution • 6-46 to 6-47 character substitution • 6-48 to 6-49 end • 6-28 listing range definitions of • 6-87 listing range expansions of • 6-87 .QUAD directive • 6-80 listing specifiers • 6-87 Quadword • 8-2 terminating repetition • 6-61 Quadword storage directive (.QUAD) • 6-80 Repeat block directive (.REPEAT) • 6-82 to 6-83 Queue • 9-82 to 9-87 .REPEAT directive • 6-82 to 6-83 absolute • 9-82 to 9-85 Reserved operand • 9-101, 9-102, 9-140 header • 9-82, 9-85 .RESTORE\_PSECT directive • 6-84 inserting entries • 9-82 to 9-85, 9-85 to 9-87 RET (Return from Procedure) instruction • 9-69 to removing entries • 9-84 to 9-85, 9-86 to 9-87 9-70 self-relative • 9-85 to 9-87 ROTL (Rotate Long) instruction • 9-29

Routine name

made avaiable to debugger • 6-23 RSB (Return from Subroutine) instruction • 9-60

Queue instructions • 9-82 to 9-99

SUBB2 (Subtract Byte 2 Operand)

in operator field • 3-6

local • 3-6

	instruction • 9-31		
S	SUBB3 (Subtract Byte 3 Operand) instruction • 9-31		
	Subconditional assembly block directives • 6-42 to		
.SAVE_PSECT directive • 6-85 to 6-86	6-44		
SBWC (Subtract with Carry) instruction • 9-30	.IF_FALSE • 6-42 to 6-44		
SCANC (Scan Characters) instruction • 9-133	.IF_TRUE • 6-42 to 6-44		
Section name	.IF_TRUE_FALSE • 6-42 to 6-44		
made available to debugger • 6-23	SUBD2 (Subtract D_floating 2 Operand) instruction  • 9-120		
Self-relative queue • 9-85 to 9-87	SUBD3 (Subtract D_floating 3 Operand) instruction		
Shift operator • 3-15	• 9-120		
.SHOW directive • 6-87 to 6-88	SUBF2 (Subtract F_floating 2 Operand) instruction		
Signed byte storage directive (.SIGNED BYTE) • 6-89	• 9-120 SUBF3 (Subtract F_floating 3 Operand) instruction		
Signed word storage directive	• 9-120		
(.SIGNED_WORD) • 6-90 to 6-91	SUBG2 (Subtract G_floating 2 Operand) instruction		
.SIGNED_BYTE directive • 6-89	• 9-120		
.SIGNED_WORD directive • 6-90 to 6-91	SUBG3 (Subtract G_floating 3 Operand) instruction		
Significance indicator • 9-179	• 9-120		
SKPC (Skip Character) instruction • 9-134	SUBH2 (Subtract H_floating 2 Operand) instruction		
SOBGEQ (Subtract One and Branch Greater Than	• 9-120		
or Equal) instruction • 9-61	SUBH3 (Subtract H_floating 3 Operand) instruction • 9-120		
SOBGTR (Subtract One and Branch Greater Than) instruction • 9-62	SUBL2 (Subtract Long 2 Operand)		
Source statement	instruction • 9-31		
See statement	SUBL3 (Subtract Long 3 Operand) instruction • 9-31		
SPANC (Span Characters) instruction • 9-135	SUBP4 (Subtract Packed 4 Operand)		
Stack frame • 9-63	instruction • 9-161 to 9-162		
Statement • 1-1	SUBP6 (Subtract Packed 6 Operand)		
character set • 3-1 to 3-2	instruction • 9-161 to 9-162		
comment • 2-3 to 2-4	.SUBTITLE directive • 6-92		
continuation of • 2-1	SUBW2 (Subtract Word 2 Operand)		
format • 2-1 to 2-4	instruction • 9-31		
label • 2-2 operand • 2-3	SUBW3 (Subtract Word 3 Operand) instruction • 9-31		
operator • 2-3, C-7 to C-9	Summary of OPCODES,		
special characters • C-6 to C-7	alphabetic order • D-1		
String argument • 4-3 to 4-5	numeric order • D-10		
String data type	SVPCTX (Save Process Context)		
character • 8-6 to 8-7	instruction • 9-188		
leading separate numeric • 8-9 to 8-10	Symbol • 3-4 to 3-7		
packed decimal • 8-10 to 8-11	cross-referencing • 6-16 to 6-17, 6-65		
trailing numeric • 8-7 to 8-9	determining value of • 3-6		
String instructions • 9-122 to 9-135, 9-139 to	external • 6-33, 6-97		
9-162	global • 3-6, 6-33, 6-36, 6-94, 6-97		
String operator	in operand field 3-6		

in macro • 4-7 to 4-10

Symbol (cont'd.)
macro name • 3-6
made available to debugger • 6-22
permanent • 3-5, 3-6
register name • 3-5, 3-6
suppressing • 6-23
transferral to VAX Symbolic Debugger • 6-18
undefined • 6-22
user-defined • 3-5 to 3-6, 3-6
Symbol attribute directive
.WEAK • 6-97

## T

Tab stops in source statement • 2-1 Term • 3-9 Terminating an assembly program • 6-25 Textual operator • 3-12 to 3-14 .TITLE directive • 6-93 Trace trap enable (T) • 8-12 Traceback • 6-23 Trailing numeric string data type • 8-7 to 8-9 .TRANSFER directive • 6-94 to 6-95 Trap decimal overflow • 8-12 divide by zero • 8-13 integer overflow • 8-12 trace • 8-12 TSTB (Test Byte) instruction • 9-32 TSTD (Test D\_floating) instruction • 9-121 TSTF (Test F\_floating) instruction • 9-121 TSTG (Test G\_floating) instruction • 9-121 TSTH (Test H\_floating) instruction • 9-121 TSTL (Test Long) instruction • 9-32 TSTW (Test Word) instruction • 9-32

## U

Unary operator • 3-10 to 3-11 summary • C-7 to C-8
UNDEFINED results • 7-1
UNPREDICTABLE results • 7-1

User-defined local label • 3-7 to 3-8 range • 3-7
User-defined symbol • 3-5 to 3-6, 3-6



Variable bit base address access type • 8-14

Variable-length bit field
bytes referenced • 8-6
data type • 8-5 to 8-6

Variable-length bit field instructions • 9-37 to 9-42

Virtual address • 8-1

VTLB (Convert Long to Byte) instruction • 9-17



.WARN directive • 6-96 .WEAK directive • 6-97 Word • 8-1 .WORD directive • 6-98 Word storage directive (.WORD) • 6-98 Write access type • 8-13



XORB2 (Exclusive OR Byte 2 Operand) instruction • 9-33

XORB3 (Exclusive OR Byte 3 Operand) instruction • 9-33

XORL2 (Exclusive OR Long 2 Operand) instruction • 9-33

XORL3 (Exclusive OR Long 3 Operand) instruction • 9-33

XORW2 (Exclusive OR Word 2 Operand) instruction • 9-33

XORW3 (Exclusive OR Word 3 Operand)

instruction • 9-33

XFC (Extended Function Call) instruction • 9-81

# READER'S COMMENTS

**Note:** This form is for document comments only. DIGITAL will use comments submitted on this form at the company's discretion. If you require a written reply and are eligible to receive one under Software Performance Report (SPR) service, submit your comments on an SPR form.

Did you find this manual unders improvement.	standable, usable, and well organized?	Please make suggestions for
Did you find errors in this manu	al? If so, specify the error and the page	e number.
	/reader that you most nearly represent:	
<ul><li>Assembly language p</li><li>Higher-level language</li></ul>		
<ul><li>Occasional programm</li><li>User with little programm</li></ul>	ner (experienced)	
☐ Student programmer		
☐ Other (please specify		
Name	Date	
Organization		
Street		
City	State	
		or Country





No Postage Necessary if Mailed in the United States

### **BUSINESS REPLY MAIL**

FIRST CLASS PERMIT NO.33 MAYNARD MASS.

POSTAGE WILL BE PAID BY ADDRESSEE

SSG PUBLICATIONS ZK1-3/J35 DIGITAL EQUIPMENT CORPORATION 110 SPIT BROOK ROAD NASHUA, NEW HAMPSHIRE 03062-2698

Do Not Tear - Fold Here