DELQA-PLUS Installation

This chapter contains installation instructions for the DELQA-PLUS board.

These instructions supplement the basic installation instructions in the *DELQA User's Guide*, which apply to all DELQA boards.

NOTE

There can be more than one DELQA-PLUS board on the same Q-bus. For convenience, this chapter always refers to the first DELQA-PLUS board on a two-DELQA-PLUS-board Q-bus system (unless otherwise noted). For more information about running more than one DELQA-PLUS board on a Q-bus, see Section 5.3.

5.1 Introduction

The DELQA-PLUS board can operate in two modes, DELQA-normal mode and DELQA-T mode. For more information on the differences between DELQA-normal and DELQA-T modes, see Chapter 6 in this Addendum to DELQA User's Guide.

This chapter describes how to install the DELQA-PLUS board when it will be used in DELQA-T mode. For information on using the DELQA-PLUS board as a DELQA-normal board, see to the DELQA User's Guide.

The basic steps to install a DELQA-PLUS board when it will be used as a DELQA-T board are:

Setting switches—Make sure the on-board switches are set correctly for DELQA-T mode operation.

- Make sure each DELQA-PLUS board is properly installed in the host chassis and is powered up and running.
- Running more than one DELQA-PLUS board—If there is more than one DELQA-PLUS board on the same system, follow the procedures in Section 5.3 in order to distinguish the two boards.

After you have performed these steps, the DELQA-PLUS board will be ready to operate as a DELQA-T board. To verify that the DELQA-PLUS board is running the proper ROM version for DELQA-T mode operation, see Appendix D.

For instructions on how to program the DELQA-PLUS board, see Chapter 6 in this Addendum to DELQA User's Guide.

5.2 Setting Switches On The DELQA-T Board

These are the same switches that are on the DELQA-normal board; the only differences are that they mean different things in DELQA-T mode than in DELQA-normal mode. The meanings of the switches in DELQA-T mode are described in Table 5–1.

Figure 5-1 shows the location of the five switches on the DELQA-T board.

Make sure the five switches on the DELQA-T board are in the CLOSED position (which is the factory default).

CAUTION

Do not set the switches while the board is powered ON.

Figure 5-1: Switches on the DELQA-T board




Table 5-1: Switches In DELQA-T Mode

Switch	Setting	Meaning	
S1	CLOSED	This is the first DELQA-PLUS device; this device resides at Q-bus address 1777 4440 (octal).	
	OPEN	This is the second DELQA-PLUS device; this device resides at Q-bus address 1777 4460 (octal).	
S2		(Reserved.)	
S3	CLOSED	Selects DELQA-normal mode	
	OPEN	Selects DEQNA-lock mode (Board can operate in DEQNA mode only, not in DELQA modes.)	
S4	CLOSED	HIT (host inactivity timer) initially disabled	
	OPEN	HIT timer initially enabled	
S5	CLOSED	T-mode enabled (Board can operate as DELQA-normal board or DELQA-T board.)	
	OPEN	T-mode disabled (Board can operate only as a DELQA-normal board or DEQNA board.)	

5.2.1 Switch S1 Identifies the Device

Switch S1 establishes the DELQA-PLUS board's Q-bus address and also allows you to distinguish two DELQA-PLUS boards that are on the same Q-bus:

- On the first DELQA-PLUS board, set switch S1 to CLOSED.
- On the second DELQA-PLUS board, set switch S1 to OPEN.

See also Table 5–1.

5.2.2 Switches S3 and S5 Select the DELQA-PLUS Board's Mode

Switches S3 and S5 let you restrict the DELQA-PLUS board's operating mode to DELQA-only (switch S3) or DEQNA-only (switch S5).

To make sure the DELQA-PLUS board can run in DELQA-T mode, make sure both switches S3 and S5 are CLOSED.

5.2.3 Switch S4 Sets Both HIT And Reboot Features

Switch S4 OPEN means "HIT initially enabled" in DELQA-T mode and "rebooting enabled" in DELQA-normal mode; in other words, switch S4 enables these two features together.

5.3 Running Two DELQA-PLUS Boards on the Same Q-bus System

There can be either one or two DELQA-PLUS boards on the same Q-bus system.

If there are two DELQA-PLUS boards on the same system, configure the two DELQA-PLUS boards as follows:

- The first DELQA-PLUS must have switch S1 CLOSED.
 This sets the first DELQA-PLUS board's Q-bus address to 1777 4440 (octal).
- The second DELQA-PLUS must have switch S1 OPEN.
 This sets the second DELQA-PLUS board's Q-bus address to 1777 4460 (octal).

Make sure the driver(s) uses these two different addresses to contact the two DELQA-PLUS boards correctly.

DELQA-PLUS Programming

This chapter gives basic information about programming the DELQA-PLUS board.

6.1 Introduction

The DELQA-PLUS hardware consists of a DELQA board with ROM (read-only memory) firmware of revision at least 2.0.0. This firmware allows the DELQA-PLUS board to operate in both a DELQA-normal mode and a new mode, called Turbo mode or DELQA-T mode.

The firmware resides in ROMs that reside on the DELQA-PLUS board. To determine your DELQA-PLUS board's ROM firmware version, follow the instructions in Appendix D of this Addendum to DELQA User's Guide.

6.1.1 Terminology

DELQA-T mode and DELQA-normal mode — For convenience, we have described the two modes in which the DELQA-PLUS board can operate as two different boards. When the DELQA-PLUS board is operating in Turbo mode, we call it a DELQA-T board or say that it is operating in DELQA-T mode. When the DELQA-PLUS board is not operating in Turbo mode, we call it a DELQA-normal board or say that it is operating in DELQA-normal mode.

Device driver software — Although it is possible to operate individual features of the DELQA-PLUS board from any software that has access to the Q-bus on which the DELQA-PLUS board resides, this chapter describes programming the DELQA-PLUS board in terms of a how a single device driver would operate the DELQA-PLUS board in an orderly way when the DELQA-PLUS board is in DELQA-T mode.

Multiple DELQA-PLUS boards on a system — There can be more than one DELQA-PLUS board on the same Q-bus. For convenience, this chapter always refers to the first DELQA-PLUS board on a two-DELQA-PLUS-board Q-bus system (unless otherwise noted). For more information about running more than one DELQA-PLUS board on a Q-bus, see Section 5.3 in this Addendum to DELQA User's Guide.

6.1.2 Overview of DELQA-PLUS Functions

The DELQA-PLUS board when in DELQA-T mode performs the same data transfer functions as the original DELQA board (called the DELQA-normal board)—it transfers network message data between the host's memory and the network to which the board is connected. The DELQA-PLUS board in DELQA-T mode also provides added functionality to that of the DELQA-normal board. You can still use all the DELQA-normal board features; in fact, you must use them in order to cause the DELQA-PLUS board to run in DELQA-T mode.

The differences between the DELQA-normal and the DELQA-PLUS boards are:

- The DELQA-PLUS board offers a superset of the functionality of the original DELQA board.
- In DELQA-T mode, the DELQA-PLUS board has a higher throughput rate than in DELQA-normal mode.
- The programming interface to the DELQA-T board is simpler than that of the DELQA-normal board—ownership of the transmitted and received data is unambiguous.
- In DELQA-T mode, the DELQA-PLUS board does not run the DECnet Maintenance Operations Protocol (MOP) on-board; it does support MOP in DELQA-normal mode.

In addition, ROM version 2.0.0 adds the following functionality to the DELQA-PLUS board's DELQA-normal mode:

- In DELQA-normal mode, the DELQA-PLUS board will transmit on the network a DECnet system ID message that contains the correct device ID for DELQA-T boards. (This device ID is 75 (decimal).)
- There are two new on-board registers, XCR0 and XCR1, which allow host software to cause the DELQA-PLUS board to go into DELQA-T mode.

Setting the boot password to the value zero allows only passwords of value zero (0) to cause the DELQA-PLUS board to reboot its host, not all passwords to reboot it.

The information in the *DELQA User's Guide* applies to the DELQA-PLUS board when it is in DELQA-normal mode; Chapter 3 of the *DELQA User's Guide* describes how to program a DELQA-normal board.

6.1.3 What Does the Device Driver Do?

The device driver for the DELQA-T board resides in host memory. It communicates with the DELQA-T board through a series of registers that reside on the DELQA-T board.

Briefly, to operate the DELQA-T board, the driver must provide a set of transmit and receive buffers, then order the board through one of the registers to read or write data to and from these buffers. (The buffers reside in host memory, and the registers reside on the board; the registers appear in Q-bus memory space.) The driver also performs other operations, such as starting and stopping the DELQA-T board, as needed.

In more detail, the normal sequence of events that a device driver follows in using the DELQA-T board is:

- 1. Orderly start-up— Verify ROM version, select DELQA-T mode, and start the board running.
- 2. Perform transmit and receive operations as required and modify operating parameters as needed.
- 3. Orderly shutdown—Stop board and return to DELQA-normal mode.

This sequence of events can be broken down into essential tasks; these tasks are listed in the next section.

6.1.4 Summary of Driver's Major Tasks

The major tasks that a device driver for the DELQA-T board can perform are:

- Select DELQA-T mode—Prepares the DELQA-PLUS board to function as a DELQA-T board rather than a DELQA-normal board.
- Start the DELQA-T board—Enables the DELQA-T board to perform data transfer operations on the network.

- Transmit—The transmit operation involves three main steps: 1) setting up the data to be transferred, 2) notifying the DELQA-T board that the data is ready (the DELQA-T board then performs the transfer), and 3) checking status information afterwards.
- Receive—Like the transmit operation, the receive operation involves three main steps: 1) providing buffers for the DELQA-T board to write received data, 2) notifying the the DELQA-T board that the buffers are ready (the DELQA-T board then performs the receive), and 3) checking status information afterwards.
- Stop the DELQA-T board—Disables the DELQA-T board from performing data transfer operations.
- Software reset of the DELQA-PLUS board—Moves the DELQA-T board to DELQA-normal mode.
- Change the DELQA-T board's operating parameters—Allows the driver to substitute a new init block to the DELQA-T board; requires the driver to stop and the restart the DELQA-T board.
- Interrupts—The DELQA-T board can notify the driver by means of an interrupt that an operation is complete.
- Block interrupts from the DELQA-T board—Causes the DELQA-T board to save interrupts but not send them to the driver until the driver issues an unblock request.
- Unblock interrupts from the DELQA-T board—Allows the DELQA-T board to resume sending interrupts to the driver.
- Return to DELQA-normal mode—Moves the DELQA-T board to DELQA-normal mode in an orderly fashion.

These tasks can be arranged into a state diagram, as shown in Figure 6-1.

The following sections explain in detail how the driver performs each of the above-mentioned tasks. Each section describes the task briefly, then lists the steps the driver must perform to accomplish the task, then shows the steps in the form of a time-sequence diagram.

6.1.5 The DELQA-T Board's Address

The DELQA-T board resides in Q-bus memory space. Q-bus addresses are 22 bits long. (The software that operates the DELQA-T board may be required to address the DELQA-T board differently depending on the mapping hardware of the host machine.)

In this addendum, we refer to the address of each DELQA-T board as BASE, whether it is the first or the second board on the system. To find out the BASE address of your DELQA-T board, see the setting of switch S1 on the board and read the address listed in Table 5–1.

6.1.6 Summary of Data Structures

To perform the tasks listed in Section 6.1.4, the device driver uses a number of important data structures. The data structures are the:

- Init block
- Transmit descriptor ring
- Transmit buffers
- Receive descriptor ring
- Receive buffers

These structures are shown in Figure 6-2 and are described in detail in Section 6.14.

6.1.7 Summary of DELQA-T Registers

The driver also uses the DELQA-T board's on-board registers to perform the tasks listed in Section 6.1.4. These registers are:

- The ARQR, SRQR, ICR, IBAH, and IBAL which the driver uses to talk to the board, and
- The SRR, which the board uses to talk to the driver.

These registers are shown in Figure 6-2 and are described in detail in Section 6.13.

Figure 6-1: State Diagram of DELQA-PLUS Board






Figure 6-2: DELQA-T Registers and Host Memory Data Structures

ON-BOARD — Registers



HOST MEMORY — Data Structures



· 公安在我的社会和企业工作。

LKG-3259-891

6.2 Select DELQA-T Mode

This section describes the driver's task of selecting DELQA-T mode.

6.2.1 Select DELQA-T Mode—Description

This operation consists of moving the DELQA-PLUS board from DELQA-normal mode to DELQA-T mode.

Beforehand, you must perform the basic installation tasks that are described in Chapter 5 of this Addendum to DELQA User's Guide.

After you have installed the DELQA-PLUS board, follow the steps listed below. Figure 6-3 shows these steps in diagram form.

6.2.2 Select DELQA-T Mode—Steps

To move an installed DELQA-PLUS board from DELQA-normal mode to DELQA-T mode, the device driver follows these steps:

1. The driver constructs a block of initialization data (called the init block) in host memory.

For complete information on the structure and contents of init blocks, see Section 6.14.3.

Remember, the DELQA-T board will not actually read the init block until after the driver issues a start request.

- 2. The driver gives the DELQA-PLUS board the order to change from DELQA-normal mode to DELQA-T mode by writing the following:
 - a. 0BAF (hexadecimal) to the XCR0 register.
 - b. Then FF00 (hexadecimal) to the XCR1 register.

The XCR0 and XCR1 registers reside on the DELQA-normal board at Q-bus addresses BASE + 0 and BASE + 2, respectively, where BASE is the Q-bus address of the DELQA-PLUS board.

3. The driver reads the response field (bits 01 and 00) in the SRR (status and response register) for the value 01 (binary). The value 01 (binary) means the DELQA-PLUS board has moved from DELQA-normal mode to DELQA-T mode. (The SRR register resides at the same address on the DELQA-T board as the VAR register does on the DELQA-normal board, which is Q-bus address BASE + 14 (octal). The driver may read the SRR as often as desired.)

If the RESP field (bits 01-00) in the SRR register does not contain the value 01 (binary) within 1 second, then the DELQA-PLUS board has failed to go into DELQA-T mode. Check the previous steps in this list, especially the settings of the on-board switches.

4. The driver informs the board of the location of the init block by writing the host memory address of the init block to the IBAL and IBAH registers. The IBAL and IBAH registers reside on the DELQA-T board; their Q-bus addresses are also BASE + 0 and BASE + 2, respectively.

Remember, the DELQA-T board has a different Q-bus address depending on whether it is the first or second board on the Q-bus system. For information on the DELQA-T board's two Q-bus addresses, see Chapter 5 of this Addendum to DELQA User's Guide.

5. Since the DELQA-T board comes up in stopped mode, the driver must start the DELQA-T board running. To do so, the driver follows the steps in Section 6.3.

Note that the DELQA-T board does not actually read the init block until this point.

After a successful start, the DELQA-T board is ready to transmit and receive network message data.


For information on how the driver conducts transmit and receive operations with the DELQA-T board, see Section 6.4 and Section 6.5.

NOTE

After the DELQA-T board is up and running, you should enable the host inactivity timer (HIT). (The DELQA/DELQA-T board is shipped with the timer initially disabled.)

To enable the HIT, follow the directions in Section 6.2.3.

Figure 6-3: Select DELQA-T Mode-Diagram



6.2.3 The Host Inactivity Timer (HIT)

The purpose of the HIT is to put the DELQA-T board back into DELQA-normal mode when the driver has not communicated with the DELQA-T board for a certain amount of time. When the driver does not communicate with the DELQA-T board, the DELQA-T board assumes the host has crashed and cannot reboot itself. By going back to DELQA-normal mode, the DELQA-PLUS board can now respond to DECnet Maintenance Operations Protocol (MOP), which means the DELQA-PLUS board can respond to a request from a remote user to reboot the host machine.

For more information on rebooting, see the DELQA User's Guide.

6.2.3.1 Setting the Host Inactivity Timer (HIT)

You enable and set the HIT differently, depending on when you do it, either before or after the DELQA-PLUS board has begun to operate in DELQA-T mode.

- Before the DELQA-PLUS board powers up, you must make sure that switch S4 (Enable/Disable HIT) on the DELQA-PLUS board is OPEN.
- After the DELQA-PLUS board powers up but before it has begun to operate in DELQA-T mode, the driver must:
 - 1. Set the HIT field (bit 01) in the OPTION field (BASE + 22 (octal)) in the init block.
 - 2. Set the time interval after which the HIT should go off by setting the HIT timeout value (BASE + 34 (octal)) in the init block to the desired time interval, in seconds.

Remember, after the DELQA-T board is running, set the HIT timer by having the driver enable it in the init block. Do not set it by throwing switch S4 on the board. To throw switches at that point, you must power down the board, which will erase the configuration of the DELQA-T board you've done so far.

6.2.3.2 The HIT Timeout Value

Before the driver begins to operate the DELQA-PLUS board as a DELQA-T board (and assuming switch S4 is OPEN), the HIT timeout value will be 3 minutes by default.

After the driver gives the DELQA-PLUS board the command to start running in DELQA-T mode, the HIT timeout value will be the timeout value in the init block.

6.2.3.3 How the HIT Timer Works

The HIT timer will expire if the driver does not write to either the DELQA-T-resident Synchronous Request Register (SRQR) or Asynchronous Request Register (ARQR) for the time limit specified in the HIT timeout value field in the init block. (The SRQR is for start and stop commands; the ARQR is for transmit and receive commands.)

When the HIT expires, the DELQA-PLUS board returns to DELQA-normal mode. The DELQA-normal board does not interrupt the host to announce it has completed this transition.

6.3 Start the DELQA-T Board

This section describes the driver's task of starting to operate the DELQA-PLUS board in DELQA-T mode.

6.3.1 Start the DELQA-T Board—Description

This operation involves the driver supplying a block of initialization data, then notifying the board of the block's location, then issuing the start request, then verifying that the board has read the block.

The DELQA-T board starts running with the following defaults:

- Starts processing at the beginning of the rings of transmit and receive buffer descriptors, regardless of where it may have stopped. (The beginnings of these rings are noted in the init block.)
- Interrupts are unblocked.

At this time (start-up) the driver can help the DELQA-T board operate more efficiently by giving the board as many receive buffers as possible (that is, by setting the ownership in each buffer's descriptor to "DELQA-T").

6.3.2 Start The DELQA-T Board—Steps

Figure 6-4 shows these steps in diagram form.

- 1. The driver constructs an init block for the DELQA-T board; the init block resides in host memory. For complete information on the structure and contents of init blocks, see Section 6.14.3.
- 2. The driver writes the most significant bits of the init block's host memory address to the IBAH (init block address, high-order) register.
- 3. The driver writes the least significant bits of the init block's host memory address to the IBAL (init block address, low-order) register.
 - The IBAL and IBAH registers reside on the DELQA-T board. Their Q-bus addresses are BASE + 0 and BASE + 2, respectively.
- 4. The driver writes the start request (value = 10 (binary)) to the REQ field (bits 01 and 00) of the SRQR register. The SRQR register resides on the DELQA-T board at Q-bus address BASE + 12 (octal).


5. The driver reads the SRR. If there are errors, the driver handles the errors; if there are no errors, the driver responds to the status information; if there are no errors or status information, and none appear for one second, the driver times out.

Successful status information is: the RESP field (bits 01 and 00) in the SRR has value 10 (binary) and the FES field (bit 15) has value 0.

If the driver times out before obtaining errors or status from the SRR, the driver may then receive an interrupt from the DELQA-T board (if interrupts are enabled; see bit 00 in the OPTIONS field in the init block).

6. After receiving an interrupt, the driver reads the SRR. If there are errors, the driver handles the errors; if there are no errors, the driver responds to the status information.

After these steps, the DELQA-T board is running and is ready to transmit and receive network message data.



6.4 Transmit

This section describes how the DELQA-T device driver causes the DELQA-T board to transfer network message data from host memory to the DELQA-T board's internal buffer memory and from there onto the network.

6.4.1 Transmit—Description

Briefly, the driver gives the initial request to transmit some data by first setting the ownership of a transmit buffer descriptor to "DELQA-T" (setting bit 15 in word 3 to 0 (zero)), then writing the ARQR to notify the DELQA-T board to perform the transfer. The DELQA-T board then copies the data out of the transmit buffers and transmits it on the network.

On completion of the transmission, the DELQA-T provides a response to the driver. The driver gives this response by writing fields in the transmit buffer descriptors. If interrupts are not blocked, the DELQA-T board will also issue an interrupt after every transmitted buffer (or buffer pair—see Section 6.4.4).

6.4.2 How the DELQA-T Board Transmits

Whenever the driver writes the transmit request (value = 8000 (hex)) to the ARQR, the DELQA-T board will start reading the next transmit buffer descriptor in the transmit buffer descriptor ring. (The location of the transmit buffer ring is given by pointers in the init block).

Note that the next buffer may be the first buffer in the ring under the following conditions:

- This is the first transmit operation after a board startup, or
- The board has worked its way around the ring.

The DELQA-T board proceeds through the ring sequentially, reading descriptors and transmitting buffers, until it encounters a descriptor whose owner is not "DELQA-T." This could be because the DELQA-T board has come all the way around the ring and encountered the first buffer it transmitted again, or it could be that the ring had less than 12 entries to transmit in the first place.

NOTE

In this discussion, "buffer ring" means the buffers as pointed to by the ring of descriptors. The buffers themselves may or may not be in a ring.

The DELQA-T board then stops examining the ring, transmits the last buffer, if any, it has obtained because that buffer had its ownership set to "DELQA-T", posts status in that buffer's descriptor, and also attempts to give an interrupt.

The DELQA-T board transmits buffers that have their ownership set to "DELQA-T" (bit 15 word 3 of the buffer's descriptor), setting the ownership back to "Driver" after transmitting each buffer.

Meanwhile, the driver can be servicing the ring, reloading buffers, and setting the ownership in the buffer descriptors back to "DELQA-T" so that the DELQA-T board may never have to stop transmitting.

When the DELQA-T board encounters a pair of buffers that are chained together (see Section 6.4.4), it will transmit both buffers as one packet and give only one interrupt on completion of the transmit. (In addition to the interrupt, the DELQA-T board will also write status and ownership information for both buffers.)

Size Restrictions—Transmitted Data

The driver must make sure the packets it transmits on the network comply with the Ethernet/IEEE 802.3 size restriction, which is that the packet must be between 64 and 1518 (decimal) bytes inclusive, including CRC.

The driver must also make sure to comply with following size restrictions for buffers:

■ The driver must not transmit a buffer whose size field contains a value larger than the maximum or smaller than the minimum legal size (see Table 6–1). The DELQA-T board is not guaranteed to perform the transmit correctly if the size field (and/or the buffer) is too large or too small.

Table 6-1 summarizes the size restrictions for all buffers that the driver can transmit via the DELQA-T board. Note that the size restrictions are complex and have effects on each other.

- When chaining buffers during transmit operations:
 - 1. The first buffer must be at least 100 (decimal) bytes long, and
 - 2. The second buffer must be at least 1 byte long but not more than 1418 (decimal) bytes long.
- The driver must never send buffers of 0 bytes in length or larger than 1518 (decimal) bytes in length.

The driver notes the size of each buffer to be transmitted in the BCT in that transmit buffer's descriptor.

Table 6-1: Size Restrictions For Transmitted Buffers

If these fields are set as follows:				The minimum and maximum sizes, in bytes, are:	
LOP	DTC	FOT	FOT in previous descriptor	Minimum (decimal)	Maximum (decimal)
0	0	0	0	60	1514
0	0	1	0	100	1513
0	0	0	1	1	1414
0	1	0	0	64	1518
0	1	1	0	100	1517
0	1	0	1	1	1418
1	X	0	0	32	32

Key:

LOP-Loopback mode; resides in init block

DTC—Disable CRC on transmit; resides in init block

FOT-First-of-two buffers; resides in transmit descriptor

6.4.3 Transmit—Steps

Figure 6-5 shows these steps in diagram form.

- 1. The driver builds a descriptor; the descriptor points to a buffer that is ready to be transmitted.
- 2. The driver sets the ownership to "DELQA-T" (sets bit 15 of word 3 in the buffer descriptor is set to 0 (zero)).
- 3. The driver notifies the DELQA-T board to begin transmitting by writing a transmit request (value = 8000 (hex)) to the ARQR.

The DELQA-T board will then begin:

- a. Sequentially reading transmit buffer descriptors.
- b. Reading each descriptor's associated buffer, and

c. Transmitting each buffer.

On completing the transmission of each buffer (or buffer pair if the buffers are chained), the DELQA-T board will:

- a. Write status information to the SRR.
- b. Write status information into the buffer descriptor.
- c. Set the ownership in the buffer descriptor back to "Driver."
- d. If the DELQA-T board's interrupts are currently unblocked, interrupt the driver.
- 4. The driver must now obtain the transmit-complete information from the board, which exists in the above-mentioned forms. The suggested procedure is:
 - a. The driver reads the SRR.

If there are errors, the driver handles the errors.

- b. If there are no errors, the driver checks the appropriate buffer descriptors for the following information:
 - Ownership is set back to "Driver."
 - Status information about the transfer.
- 5. The driver can now re-use the descriptor for subsequent transmits.

6.4.4 Chaining Buffers

Chaining is useful for allowing higher-level software to pass the driver a packet as two buffers; for example, the packet header travels in one buffer and the packet data travels in the other. Chaining allows this packet to be reunited and transmitted as a unit.

To chain two transmit buffers together, the driver must

1. Set the FOT (first-of-two) field (bit 14 in word 3) in the first transmit buffer's descriptor to 1.


rs

ure

ip-

ıd

er's



- 2. Make sure the FOT field in the second (that is, the next) transmit buffer's descriptor to 0.
- 3. Give the buffers to the board in reverse order, chronologically. ("Give" here means set the ownership.)

This guarantees that the DELQA-T board will own both buffers by the time it must transmit them rather than possibly having to wait for the second buffer. If the driver does not follow this procedure, the DELQA-T board is not guaranteed to transmit chained buffers correctly.

This will cause the DELQA-T board to transmit both buffers as one packet before reporting completion. The DELQA-T board will transmit the buffers in correct order, that is, the first buffer at the beginning of the packet and the second buffer at the end of the packet.

NOTE

When chaining, it is the driver's responsibility to make sure the DELQA-T board does not transmit oversize packets on the network.

6.5 Receive

ime

or-

 \mathbf{nd}

This section describes the driver's task of receiving data using the DELQA-T board.

6.5.1 Receive—Description

Receiving a packet involves transferring the packet from the network to the DELQA-T board's internal buffer memory and from there to host memory.

Even if the driver doesn't ask the DELQA-T board to receive, the DELQA-T board will begin collecting packets from the network that are addressed to the local node as soon as the the DELQA-T board completes startup and starts running.

The DELQA-T board will buffer up to to 16 (decimal) maximum-size Ethernet/IEEE 802.3 packets before it begins discarding further incoming packets.

The DELQA-T board will operate more efficiently if the driver gives the DELQA-T board as many receive buffers as possible.

NOTE

It is not necessary for the driver to get a receive response from DELQA-T board before the driver issues further receive requests. The driver can have multiple unacknowledged receive requests ready on the receive ring.

6.5.2 Receive—Steps

To receive a buffer of data from the DELQA-T board, the driver follows these steps. Figure 6–6 shows these steps in diagram form. (The steps assume the DELQA-T board has data that it has received from the network.)

- 1. The driver sets the ownership in the buffer descriptor to "DELQA-T."
- 2. The driver notifies the DELQA-T board to begin receiving, that is, begin writing received data into the receive buffers. To do this, the driver writes the receive request (value = 8000 (hex)) to the ARQR register.

The DELQA-T board will then begin:

- a. Reading buffer descriptors, and
- b. Filling each descriptor's associated buffer with received data.

On filling each buffer, the DELQA-T board will

- Write status information to the SRR.
- Write status information into the buffer descriptor.
- Set the ownership in the descriptor to "driver" (DELQA-T board sets bit 15 of word 3 of the receive buffer descriptor to 1).
- If interrupts are unblocked, it will then interrupt the driver.
- 3. The driver must now obtain the receive-complete information from the board, which exists in several forms. The suggested procedure is:
 - The driver reads the SRR.
 - If there are errors, the driver handles the errors.
 - If there are no errors, the driver checks the appropriate buffer descriptors for the following information:
 - + Ownership is set back to "Driver."
 - + Status information about the transfer.


After establishing that the receive proceeded correctly, the driver can give the buffer to the user software/higher-level software. The driver can then re-use the descriptor for subsequent receives.

6.5.3 Size Restrictions—Received Data

If the DELQA-T board receives an illegal (oversize) packet from the network, the DELQA-T board will split the packet across two or more buffers, taking as many receive buffers as it needs to contain the packet. But the driver must discard these buffers since they contain an illegally large packet.

To determine whether a buffer contains part of an oversize packet or not, the driver should read the STP and ENP fields in the receive buffer descriptor:

 Normally there is one packet per buffer, so the DELQA-T board sets both these fields.



- But if the DELQA-T board receives an oversize packet, the DELQA-T board sets only one or neither of these fields, as follows:
 - Sets STP in the descriptor that points to the buffer that contains the beginning of the packet.

le-

the

ny

- Sets ENP in the descriptor that points to the buffer that contains the end of the packet.
- Sets neither STP or ENP in descriptors that point to buffers that contain intermediate pieces of the packet.

If the driver sees a receive buffer descriptor with only the STP set, only the ENP set, or neither set, it should discard the buffer since it contains a piece of an oversize packet.

See Section 6.14.6 for more information on the ENP and STP fields.

6.6 Stop the DELQA-T Board

This section describes the driver's task of stopping the DELQA-T board.

6.6.1 Stop The DELQA-T Board—Description

Stopping the DELQA-T board is useful in the following situations:

- No users at the host are using the network.
- The driver wants to perform an orderly shutdown of the DELQA-T board.
- The driver wants to restart the DELQA-T board with a new init block.
- The driver wants to change the parameters of a transmit or receive buffer descriptor.

After the DELQA-T board stops, it will perform no processing except for HIT (host inactivity timer) timeouts. For more on the HIT, see Section 6.2.3.

The driver may, however, change the ownership of buffer descriptors while the DELQA-T board is stopped. This is useful if the driver wishes to the recover buffers that the DELQA-T board owns.

NOTE

The driver should not issue a stop request while it has outstanding transmits and receives since there may be some loss of outstanding (that is, to-be-transmitted) data.

6.6.2 Stop the DELQA-T Board—Steps

To stop the DELQA-T board, the driver follows these steps:

- 1. The driver writes the stop request (11 (binary)) to the REQ field (bits 01-00) in the SRQR register.
- 2. The driver must not request any more transmits or receives to and from the DELQA-T board after this step.

The DELQA-T board stops all transmit and receive operations.

The DELQA-T board will set the RESP field (bits 01-00) in the SRR to 11 (binary).

- 3. The driver must now obtain the stop-complete information from the DELQA-T board, which exists in several forms. The suggested procedure is:
 - a. Check the SRR for errors.
 - b. Check the RESP field in the SRR for the stop response.
 - c. Wait for an interrupt, timeout after 1 second; after the interrupt, check the SRR for errors, then check the SRR for the stop response.

The driver may either process or discard status information about outstanding transmits and receives that the DELQA-T board returns during this period.

After the DELQA-T board is stopped, it will not perform any more data transfer operations nor do any processing, except if the HIT is enabled and expires, until the driver restarts the board.

For more information on the HIT, see Section 6.2.3. Figure 6-7 shows the above steps in diagram form.


heck

tands

nsfer until

bove

de



6.7 Software Reset of the DELQA-PLUS Board

This section describes the driver's task of doing a software reset of the the DELQA-PLUS board.

6.7.1 Software Reset of the DELQA-PLUS Board—Description

This operation consists of moving the DELQA-PLUS board from whatever mode it is in to DELQA-normal mode. From there, the DELQA-PLUS board can be returned to DELQA-T mode.

Resetting the DELQA-PLUS board is useful if, when in DELQA-T mode, the board has not responded to the DELQA-T device driver for more than one second, or if the driver wants to asynchronously return the board to DELQA-normal mode.


6.7.2 Software Reset—Steps

To reset the DELQA-PLUS board, the device driver must do the following:

- 1. Give the reset notification:
 - For a DELQA-T board:
 - a. Write the value 0002 to the DELQA-T board's ARQR.
 - b. Immediately write the value 0000 to the ARQR.
 - For a DELQA-normal board:
 - a. Write the value 0002 to CSR (the DELQA-normal board's control and status register; this sets bit 01).
 - b. Immediately write the value 0000 to CSR (clears bit 01).
- 2. Delay 150 microseconds.

This will put the DELQA-PLUS board into DELQA-normal mode.

Figure 6-8 shows these steps in diagram form.



nal

11.020 6

6.8 Changing DELQA-T Operating Parameters

This section describes the driver's task of changing the DELQA-T board's operating parameters.

6.8.1 Changing DELQA-T Operating Parameters—Description

Changing the DELQA-T board's operating parameters is useful for various reasons, including:

- The driver needs to add or remove an address to or from the multicast filter.
- The driver needs to enable promiscuous mode.
- The driver needs to enable/disable loopback.

The only way to put these new parameters into effect is to provide a new init block in which the fields for these items are set appropriately and put the DELQAT board through DELQAT mode start-up again.

Section 6.8.2 lists the steps to do this. Figure 6-9 shows these steps in diagram form.

To change the parameters of a transmit or receive buffer, see Section 6.6.


6.8.2 Changing DELQA-T Operating Parameters—Steps

- 1. The driver creates a new init block in host memory.
- 2. The driver stops the DELQA-T board, as described in Section 6.6.
- 3. The driver gives the DELQA-T board the Q-bus address of the new init block by writing:
 - The most significant bits of the init block's host memory address to the IBAH register.
 - The least significant bits of the init block's host memory address to the IBAL register.

For more information on the init block, see Section 6.14.3.

4. The driver starts the DELQA-T board, as described in Section 6.3.

Figure 6-9: Changing DEQLA-T Operating Parameters—Diagram



at-

er.

QA-

6.9 Interrupts

This section describes the driver's task of handling interrupts from the DELQA-T board.

6.9.1 Interrupts—Description

The DELQA-T board interrupts the host machine (and hence the device driver) using standard Q-bus interrupt procedure.

The device driver provides the interrupt vector in the INT VECTOR field in the DELQA-T init block.

The driver enables the DELQA-T board to issue interrupts on the Q-bus by setting the INT-ENABLE field (bit 00) in the OPTION field in the init block to the value 1. The DELQA-T board can then interrupt the host processor.

6.9.2 Blocking And Unblocking Interrupts

The action of blocking and unblocking interrupts from the DELQA-T board allows the driver to prevent itself from being interrupted while it is already servicing an interrupt.

The driver can issue blocks and unblocks even if it hasn't received an interrupt yet but is only expecting one.

■ To block interrupts from the DELQA-T board, the driver writes the "block" request to the on-board ICR (interrupt control register); that is, it writes the value 0 to the ICR.

Note that blocking causes the DELQA-T board to note interrupts but not actually to issue any interrupts until the driver unblocks interrupts. (The DELQA-T board notes all the interrupts that occur during this time by setting a single internal flag.)

■ To unblock interrupts, the driver writes the "unblock" request to the ICR (writes the value 1 to the ICR).

Immediately after unblocking interrupts, if the DELQA-T board had tried to give one or more interrupts while blocked, it will give a single interrupt now. The driver should then follow its normal interrupt service routine, which is described below.

The DELQA-T board will continue to give interrupts until the driver blocks interrupts again.

NOTE

All discussions of blocking and unblocking interrupts assume the driver has initially enabled interrupts in the init block. If the driver has not enabled interrupts, blocking or unblocking them is irrelevant.

6.9.3 Value of Blocking and Unblocking Interrupts

The point of blocking interrupts is, overall, to have the lowest ratio of interrupts-to-packets as possible. Here's how this this can work: Normally, each transmit or receive operation can result in an interrupt. But while its interrupts are blocked, the DELQA-T board can continue to perform tasks such as transmits and receives, but it will accumulate only a single interrupt. When the driver finally gets this interrupt, the driver can then service in a single service pass all the buffers that have been transmitted or received. This single pass can be more efficient than a one-buffer-per-pass/one-buffer-per-interrupt procedure.

6.9.4 Interrupt Defaults At DELQA-T Startup

The DELQA-T board starts up with interrupts unblocked.

Remember, though, that if the driver has not enabled interrupts, blocking or unblocking them is irrelevant.

6.9.5 When Do Interrupts Occur?

The DELQA-T board will interrupt under the following conditions:

- The following interrupts will always take place, regardless of whether the driver has blocked interrupts or not:
 - The DELQA-T board completes board start-up.
 - The DELQA-T board completes board stop.
 - A fatal error occurs on the DELQA-T board.
- The following interrupts will take place unless the device driver has blocked interrupts:
 - The DELQA-T board completes transmission of data.

- The DELQA-T board completes reception of data.

6.9.6 Basic Interrupt Service Routine


This section gives the basic steps for a standard interrupt service routine for the DELQA-T board. Figure 6–10 shows these steps in diagram form.

After it receives an interrupt from the DELQA-T board, the device driver should:

- 1. Block interrupts (recommended).
- 2. Read the SRR for fatal errors.
- 3. Process the transmit buffer ring for all returned buffers, that is, those that have their ownership set back to "driver." Remember, a buffer whose ownership is "driver" can also be a buffer that the driver has never given to the DELQA-T board in the first place.
- 4. Process the receive buffer ring for all returned entries.
- 5. Check the SRR for any expected response, for example, a response to a stop-device.
- 6. Unblock interrupts (necessary if the block was performed).

It is the driver's responsibility to keep track of the number of outstanding transmits and receives it has, and what responses to requests it is expecting (for example, if the driver has made a stop-board request which is still outstanding).

Figure 6-10: Interrupt Service Routine—Diagram



6.10 Block Interrupts

This section describes the driver's task of blocking interrupts from the DELQA-T board.

6.10.1 Block Interrupts—Description

The action of blocking interrupts will prevent the DELQA-T board from generating further interrupts, which the board normally does after it has transmitted or received data on the network.

Notice that blocking affects some interrupts and not others. Blocking will prevent the DELQA-T board from generating the following interrupts:

- Response to a transmit request
- Response to a receive request

Blocking will not prevent the DELQA-T board from generating the following interrupts:

- Response to a start-up request
- Response to a stop request
- Indication that a fatal error has occurred on the board

During data transfer operations, when the driver can expect only interrupts from transmits and receives, which are blockable interrupts, the driver should always block interrupts immediately following an interrupt so it can process the current interrupt before being interrupted again.

NOTE

It is possible to get one interrupt just after blocking if the DELQA-T board is already in the process of generating an interrupt.


6.10.2 Block Interrupts—Steps

To block interrupts, the driver follows this step:

1. Write "block" to the ICR.

Figure 6-11 shows this step in diagram form.

Figure 6-11: Block Interrupts-Diagram



6.11 Unblock Interrupts

This section describes the driver's task of unblocking interrupts from the DELQA-T board.

6.11.1 Unblock Interrupts—Description

Unblocking interrupts removes the effects of a previous block of interrupts. The DELQA-T board will then generate interrupts following the transmit and receive operations that it completes, until the next block request.

Remember, on unblock, if any interrupts occurred while the DELQA-T board was blocked, the board will immediately give a single interrupt. The driver can then examine the SRR and the transmit and receive descriptor rings to determine the reasons for the interrupt.

The interrupt service routine should always unblock interrupts once it has finished processing returned status on the receive and transmit rings.


6.11.2 Unblock Interrupts—Steps

To unblock interrupts, the driver follows this step:

1. Write "unblock" to the ICR.

Figure 6-12 shows this step in diagram form.

Figure 6-12: Unblock Interrupts—Diagram



6.12 Return to DELQA-normal Mode

This section describes the steps to return the DELQA-T board to DELQA-normal mode in an orderly way.

6.12.1 Return to DELQA-normal Mode—Description

This task is different from simply resetting or stopping the DELQA-T board in that it incorporates both those tasks.

6.12.2 Return to DELQA-normal Mode—Steps


To return the DELQA-T board to DELQA-normal mode, the driver follows these steps:

- 1. The driver stops the DELQA-T board, as described in Section 6.6.
- 2. The driver waits for the interrupt from the DELQA-T board that results from the stop, and it services the interrupt, as described in Section 6.9.6.
- 3. The driver does a software reset of the DELQA-T board, as described in Section 6.7.
- 4. The driver waits 150 microseconds.

After this time, the DELQA-PLUS board will be in DELQA-normal mode.

Figure 6-13 shows these steps in diagram form.

Figure 6-13: Return to DELQA-normal Mode—Diagram



6.13 Registers on the DELQA-T Board

The DELQA-T board provides a block of registers that let the device driver control the board.

The registers are:

- The ARQR, SRQR, ICR, IBAH, and IBAL which the driver uses to talk to the board.
- The SRR, which the board uses to talk to the driver.
- The SA ROM registers, which contain the board's unique 48-bit physical address.

These registers reside at the same Q-bus address as the block of registers for DELQA-normal mode. But the registers for the DELQA-T board are different from the registers for the DELQA-normal board and their contents are different as well.

The following sections describe the contents of the DELQA-T registers in detail. Figure 6–14 shows the registers in diagram form.


6.13.1 Reserved Fields

Reserved fields are denoted by shading in the illustrations and by the word "Reserved" in the descriptions of the fields.

With these fields, the driver must

- Always write reserved fields as 0 (zero).
- Always interpret reserved fields as 0 (zero), even if they read as something else.

Figure 6-14: Registers on the DELQA-T board



LKG-2972-891

6.13.2 The Status And Response Register (SRR)

The DELQA-T board uses the SRR register to report its status after data transfers. (The transfers are those that occur between the board and the driver.)

The driver reads the SRR either directly or indirectly:

 Indirectly, for all transmit and receive operations, which do not require an immediate response by the driver after each operation

 \mathbf{or}

Directly, for start-board and stop-board operations, which do require an immediate response by the board after each operation.

CAUTION


The driver must not write to the SRR register because unpredictable results can occur.

Contents of SRR

Figure 6-15 shows the SRR in diagram form, and Table 6-2 describes the contents of each field.

Figure 6-15: Contents of the Status and Response Register (SRR)

Q-bus address: BASE + 14 (octal)



LKG-2973-891

Table 6-2: Fields in the SRR Register

Bits	Mnemonic	Description	Can driver Read/Write?
SRR[15]	FES	Fatal Error Summary.	Read
		DELQA-T board sets this to indicate that a fatal error has occurred. This field is the logical or of CHN, NXM, PER, IME and TBL.	
		Software-reset clears this.	
		Note that FES is NOT set on a BBL error (see T/RMD2).	
SRR[14]	CHN	Chaining Error.	Read

Table 6-2 (Cont.): Fields in the SRR Register

Bits	Mnemonic	Description	Can driver Read/Write?
		DELQA-T board sets this to indicate that a chaining error has occurred, that is, two sequential transmit descriptors had the FOT field set.	
		Software-reset clears this.	
SRR[13]		(Reserved.)	
SRR[12]	NXM	Non-existent Memory Error (on the Q-bus).	Read
		DELQA-T board sets this to 1 to indicate that a Q-bus/host memory access has timed-out.	
		Software-reset clears this.	
		NXM usually means a bad address in the init block.	
SRR[11]	PER	Parity Error (on the Q-bus).	Read
		DELQA-T sets this to value 1 to indicate that a parity error has occurred on an access to Q-bus/host memory.	
		Software-reset clears this.	
SRR[10]	IME	Internal Memory Error.	Read
		DELQA-T board sets this to indicate that an internal memory access error has occurred.	
		Software-reset clears this.	
SRR[09]	TBL	Transmit Buffer Too Long.	Read
		DELQA-T board sets this to indicate that that the driver gave a transmit re- quest with a buffer size that was either zero or illegally large.	
		Software-reset clears this.	
SRR[08:02]		(Reserved.)	
SRR[01:00]	RESP	DELQA-T mode Synchronous Response Field.	Read

Table 6-2 (Cont.): Fields in the SRR Register

Bits	Mnemonic	Description	Can driver Read/Write?
		DELQA-T board sets this to return a synchronous response to the driver, following a synchronous request from the driver. Range:	
		Value Meaning	
		00 - No Response 01 - Response to a select T-mode r	cequest
		10 - Response to a start-device re	equest
		11 - Response to a stop-device rec	quest
		The DELQA-T board never clears this field; subsequent responses will overwrite the previous value.	

6.13.3 Station Address ROM (SA ROM) Locations

The station address ROM locations contain the unique 48-bit physical address of the DELQA-T board. This address comes from the station address (SA) ROM chip.

Notice that this address resides in only the least significant bytes of each word; the contents of the most significant bytes are all FF (hex).

Figure 6-16 shows the SA ROM registers.

Q-bus address (octal):	Bit: 08	07 00
BASE + 12	FF	SA ROM 5
BASE + 10	FF	SA ROM 4
BASE + 6	FF	SA ROM 3
BASE + 4	FF	SA ROM 2
BASE + 2	FF	SA ROM 1
BASE + 0	FF	SA ROM 0
	MSB	LSB

LKG-2974-891

6.13.4 Synchronous Request Register (SRQR)

The SRQR lets the driver ask the DELQA-T board to start or stop. The SRQR offers only these two functions. (To have the DELQA-T board transfer data, the driver uses the ARQR (Asynchronous Request Register).)

The DELQA-T board always responds to requests to the SRQR by writing a value to the appropriate field in the SRR. If interrupts are enabled (that is, the INT field (bit 00) in the OPTION field of the init block is set to 1), the board will also respond with an interrupt.


The driver must not send another request to the SRQR until the previous request has completed (hence, the name synchronous request register).

Contents of SRQR

Figure 6-17 shows the SRQR in diagram form, and Table 6-3 describes the contents of each field.

Figure 6–17: Contents of the Synchronous Request Register (SRQR)

Q-bus address: BASE + 10 (octal)



LKG-2975-891

Table 6-3: Fields in the SRQR Register

Bits	Mnemonic	Description	Can driver Read/Write?
SQR[15:02]		(Reserved.)	
SQR[01:00]	REQ	Synchronous Request Field.	Write
		The driver sets this to issue a synchronous request to the DELQA-T board.	
		Value Meaning	
		00 - (Invalid Request)	
		01 - (Invalid Request) 10 - Request to start the DELQA-T	
		11 - Request to stop the DELQA-T	

6.13.5 Asynchronous Request Register (ARQR)

The ARQR lets the driver tell the DELQA-T board to transfer data between host memory and the network. Actually, the driver only notifies the DELQA-T board that there is a request to transfer data. The driver will have already written the request into the appropriate field in the transmit and/or receive buffer descriptors; and the DELQA-T board must then go and read this request or requests from those descriptors.

On completing the requested operation, the DELQA-T board will

- 1. Note errors, if any, by writing appropriate fields in the SRR.
- 2. Set the ownership in the appropriate transmit or receive buffer's descriptor.
- 3. Post an interrupt. If interrupts are enabled and the driver does not block interrupts (which it would normally do if it were checking the SRR and then reading a buffer descriptor after a transfer), the DELQA-T board will post an interrupt.

For specific information on how the driver should handle each operation, see the "Steps" section under that operation's section earlier in this chapter.

Keep in mind that the driver can issue further ARQR requests without waiting for responses (hence, the name asynchronous request register). On the other hand, the driver may have to wait after it has transmitted all its transmit buffers or made all its receive buffers available for incoming data.


The ARQR also allows the driver to do a software reset of the DELQA-T board; there is no response after a software reset since the DELQA-T board reverts to DELQA-normal mode.

Contents of ARQR

Q-bus address: BASE + 16 (octal)

Figure 6-18 shows the ARQR in diagram form, and Table 6-4 describes the contents of each field.

Figure 6–18: Contents of the Asynchronous Request Register (ARQR)



LKG-2976-891

Table 6-4: Fields in the ARQR Register

Bits	Mnemonic	Description	Can driver Read/Write?
CSR[15]	TRQ	Transmit Request.	Write
○○1v[1∨]	·	Driver clears by writing a '1', which requests the DELQA-T board to perform a transmit; writing a '0' to this bit has no effect.	
		DELQA sets on entering T-mode, and when it has recognized a transmit request.	
CSR[14:08]		(Reserved.)	
CSR[07]	RRQ	Receive Request	Write
Obligion		Driver clears by writing a '1', which requests the DELQA-T board to perform a receive; writing a '0' to this bit has no effect.	
		DELQA-T board sets on entering T- mode, and when it has recognized a receive request.	
CSR[06:02]		(Reserved.)	
CSR[01]	SR	Software Reset.	Write
-		Driver sets to '1' as step one of issuing a request to software-reset the board.	
		Driver sets to '0' immediately afterwards as step two of issuing a Software Reset.	
		Note that after issuing a software-reset the driver must delay for 150 microsec- onds for device DMA to terminate.	
CSR[00]		(Reserved.)	

6.13.6 Interrupt Control Register (ICR)

The ICR register lets the driver enable or disable interrupts from the DELQA-T board.


After the DELQA-T board has started running, it can also block and unblock interrupts; see Section 6.9.2.

Contents of ICR

Figure 6-19 shows the ICR in diagram form, and Table 6-5 describes the contents of each field.

Figure 6-19: Contents of the Interrupt Control Register (ICR)

Q-bus address: BASE + 4



LKG-2977-891

Table 6-5: Fields in the ICR Register

Bits	Mnemonic	Description	Can driver Read/Write?
ICR[15:01] ICR[00]	CMD	(Reserved.) Written by the driver, read by the DELQA-T board.	Write
		The driver can issue the following commands in this field:	
		0—Block transmit/receive interrupts	
		1—Unblock transmit/receive interrupts	
		This field is initialized to '1' (Unblock Interrupts) when the driver issues a request to start the board.	

6.13.7 Init Block Registers (IBAH and IBAL)

The driver uses the IBAH and IBAL registers to give the base address of the init block to the DELQA-T board. IBAL contains the least significant bits of the address, and IBAH contains the most significant bits of the address.

The DELQA-T board can then read the location of the init block from these registers. The DELQA-T board will read these registers in response to only a start-board request from the driver, and it won't read them again until the next start-board request.

The IBAL and IBAH registers reside at Q-bus address BASE + 0 and BASE + 2, respectively.

The init block resides in host memory. For more information on the init block, see Section 6.14.3.

6.14 Data Structures In Host Memory

The DELQA-T device driver must maintain some data structures in host memory:

The main data structures are:

- An initialization block
- Transmit and receive buffers (each of which has a descriptor block associated with it)

The driver will require the following data structures for each set of buffer descriptors (transmit and receive):

- Two pointers, one to the place to put the next buffer and the other to the place from which to get the next buffer
- A counter for the number of outstanding transmits

The following sections describe the main data structures in detail.

6.14.1 Reserved Fields

Reserved fields are denoted by shading in the illustrations and by the word "Reserved" in the descriptions of the fields.

With these fields, the driver must

- Always write reserved fields as 0 (zero).
- Always interpret reserved fields as 0 (zero), even if they read as something else.

6.14.2 Data Structures On the DELQA-T Board

It's not necessary (or possible) for the driver to maintain any data on the board; the driver reads and writes only registers, specifically, the ARQR, SRQR, IBAH, and IBAL.

6.14.3 The Init Block

The device driver must supply the init block so that the DELQA-T board can understand how to communicate with the driver. The block includes the interrupt vector that the board should use, pointers to the transmit- and receive-buffer rings, and timeout periods, among other information.

The device driver supplies the init block to the board by writing two on-board registers (the IBAL and IBAH registers) so that they contain the least significant and most significant bits, respectively, of the init block's address.

Contents Of The Init Block

Figure 6-20 shows the init block in diagram form, and the sections that follow describe the contents of each field.

Figure 6-20: Contents of the Init Block


Offset into init block (octal)	Field in init block
42	Boot password
40 36	Boot password Boot password
34	HIT timeout value
32	Interrupt vector
30	Options
26 24	TX descr. ring – hi TX descr. ring – lo
22 20	RX descr. ring – hi RX descr. ring – lo
16 14 12 10	Logical addr. filter Logical addr. filter Logical addr. filter Logical addr. filter
06 04 02	Phys. addr. filter Phys. addr. filter Phys. addr. filter
00	Mode

LKG-2978-89I

6.14.3.0.1 Mode Field in Init Block

The MODE field lets the driver specify various standard operating modes. Figure 6-21 shows the MODE field in diagram form and Table 6-6 describes the subfields in the MODE field.

Offset into init block: 0



LKG-2979-891

Table 6-6: Bits in the MODE field

Bits	Mnemonic	Description	Can driver Read/Write?
MR[15]	PRO	Promiscuous Mode.	Write
		1 = enable promiscuous mode; that is, enable reception from the LAN of all packets.	
		0 = disable promiscuous mode; that is, enable reception from the LAN of only those packets that match the physical address (PADR) or logical address filter (LADRF) fields in the init block, or that are broadcast packets.	
MR[14:07]		(Reserved.)	
MR[06]	INT	Internal Loopback.	Write
		1 = run in internal loopback mode.	
		0 = run in external loopback mode.	
		NOTE: This field is ignored if the LOP field is set to '0'.	
MR[05]	DRT	Disable Retry.	Write
		1 = disable transmit retry.	
		0 = enable transmit retry.	
IR[04]		(Reserved.)	
IR[03]	DTC	Disable Transmit CRC	Write
		1 = disable transmit CRC generation.	

6-21


Table 6-6 (Cont.): Bits in the MODE field

Bits	Mnemonic	Description	Can driver Read/Write?
		0 = enable transmit CRC generation.	
MR[02]	LOP	Loopback.	Write
		1 = enable loopback mode.	
		0 = disable loopback mode.	
		NOTE: In loopback mode, the transmit byte count (BCT field in the transmit buffer descriptor) is limited to 32.	
MR[01:00]		Must be 0 (zero).	

6.14.3.0.2 Physical Address Filter in Init Block

The physical address is the unique 48-bit address that the driver assigns to the DELQA-T board.

Remember, there can be more than one DELQA-T board on a single Q-bus system.



Where: P0 through P5 are the most significant to least significant bytes, respectively, in the physical address filter.

6.14.3.0.3 Logical Address Filter in Init Block

This is a 64-bit hash filter that works similarly to that on the LANCE (Local-Area Network Controller, Ethernet). It gives imperfect filtering of multicast addresses.

Offset into init block (bytes, octal):


16	L6	L7
14	L4	L5
12	L2	L3
10	LO	L1
•	MSB	LSB

Where: L0 through L7 are the most significant to least significant bytes, respectively, in the logical address filter.

6.14.3.0.4 Address of Receive Descriptor Ring

The address of the ring of receive descriptors resides in the init block. The address is 32 bits long and occupies two 16-bit words, as follows:

Offset into init block (bytes, octal):




Where:

- RDRA-H contains the most significant bits of the Q-bus address of the first descriptor in the ring of receive descriptors.
- RDRA-L contains the least significant bits of the Q-bus address of the first descriptor in the ring of receive descriptors.

6.14.3.0.5 Address of Transmit Descriptor Ring

The address of the ring of transmit descriptors resides in the init block. The address is 32 bits long and occupies two 16-bit words, as follows:



Where:

- TDRA-H is the most significant bits of the Q-bus address of the first descriptor in the ring of transmit descriptors.
- TDRA-L is the least significant bits of the Q-bus address of the first descriptor in the ring of transmit descriptors.

6.14.3.0.6 Options Field in Init Block

The OPTIONS field lets the driver enable/disable interrupts from the DELQA-T board and enable/disable the HIT timer on the DELQA-T board.

Figure 6-22 shows the OPTIONS field in diagram form and Table 6-7 describes the subfields in the OPTIONS field.

Offset into init block: 30 (octal)




Table 6-7: Bits in the OPTION field

Bits	Mnemonic	Description	Can driver Read/Write?
OPT[15:02]		(Reserved.)	
OPT[01]	HIT	Host Inactivity Timeout Flag.	Write
		Set by the driver to enable the inactivity timeout.	
		Cleared by the driver to disable the inactivity timeout.	
		After a select-T-mode request, the DELQA-T board enables HIT; it is up to the driver to explicitly enable/disable HIT in the init block.	
OPT[00]	INT	Interrupt Enable Flag.	Write
		1 = enable the DELQA-T board to interrupt the host.	
		0 = disable the DELQA-T board to interrupt the host.	

6.14.3.0.7 Interrupt Vector in Init Block

This is the interrupt vector that the DELQA-T board will use when interrupting the host.

The interrupt vector's offset into the init block is 32 (octal).

6.14.3.0.8 Host Inactivity Timer (HIT) Timeout Value

This is the timeout value for the host inactivity timer (HIT). Units = 1 second.

After a select T-mode, the DELQA-T board uses a default HIT timeout value of 180 seconds (three minutes), until it reads in a new init block in response to a START request from the driver.

The HIT timeout value's offset into the init block is 34 (octal).

6.14.3.0.9 Boot Password in Init Block

This is the value of the password that the DELQA-normal board will use to verify the boot verification code that arrives in a MOP remote console boot message.

The DELQA-PLUS board maintains this password across:

- A HIT timeout (at which the DELQA-T board always moves back to DELQA-normal mode), and
- A software reset, which moves the DELQA-PLUS board from DELQA-T mode to DELQA-normal mode.

The DELQA-PLUS board does not maintain this password across a power-down.

	Bit: 15 08	07	00
42	BP4	BP5	
40	BP2	BP3	
36	BP0	BP1	
	MSB	l	LSB

Where: BP0 through BP5 are the most significant to least significant bytes, respectively, in the boot password.


6.14.4 The Transmit And Receive Rings

The transmit and receive rings are rings of descriptors. Each descriptor contains information about a single buffer, including its size, location, and status.


Within each ring, the descriptors must reside contiguously in memory, and the first descriptor in the ring must be quadword-aligned; the DELQA-T board will always read the last two least-significant bits of the address of the ring (which resides in the init block) as 0 (zero).

The transmit ring contains 12 (decimal) entries. Figure 6–23 shows the transmit ring's size and structure.

Figure 6-23: Transmit Descriptor Ring



The receive ring contains 32 (decimal) entries. Figure 6-24 shows the receive ring's size and structure.




6.14.5 Transmit Buffer Descriptor

The purpose of a single transmit buffer descriptor is to provide information about a single buffer of data. The information is for the driver and the DELQA-T board to use when transmitting the buffer.

Keep in mind that some of the information is read-only or write-only for either the driver or the DELQA-T board, and some of the information is for sharing between the driver and the DELQA-T board.

Figure 6-25 shows the contents of a single transmit buffer descriptor in diagram form. Table 6-8 describes the contents in detail, and column four in this table indicates whether the driver may read and/or write the given field.

Figure 6-25: Contents of a Transmit Buffer Descriptor



6.14.5.1 Fields in the Transmit Buffer Descriptor

Table 6-8 lists the fields in the transmit buffer descriptor.

NOTE

The DELQA-T board reports the information in TMD2 as soon as possible, and hence this information may be about operations other than the transmit operation.

Table 6-8: Fields in the Transmit Buffer Descriptor

Bits	Mnemonic	Description	Can driver Read/Write?
TMD0[15]		(Reserved.)	

Table 6-8 (Cont.): Fields in the Transmit Buffer Descriptor

Bits	Mnemonic	Description	Can driver Read/Write?
TMD0[14]	ERR1	Error summary. This field is the "OR" of TMD1 fields LCO, LCA, and RTR.	Read
TMD0[13]		(Reserved.)	
TMD0[12]	MOR	More than one retry on transmit.	Read
TMD0[11]	ONE	One retry on transmit.	Read
TMD0[10]	DEF	Deferral during transmit.	Read
TMD0[09:00]		(Reserved.)	
TMD1[15:13]		(Reserved.)	
TMD1[12]	LCO	Late collision on transmit— packet not transmitted.	Read
TMD1[11]	LCA	Loss of carrier on transmit— packet not transmitted.	Read
TMD1[10]	RTR	Retry error on transmit— packet not transmitted.	Read
TMD1[09:00]	TDR	Time Domain Reflectometry value (See LANCE spec).	Read
TMD2[15]	ERR2	Error summary. This field is the "OR" of BBL, CER, MIS in TMD2.	Read
TMD2[14]	BBL	Babble error on transmit.	Read
TMD2[13]	CER	Collision error on transmit.	Read
TMD2[12]	MIS	Packet lost on receive.	Read
TMD2[11]	EOR	End Of Receive Ring Reached	Read
		The driver should interpret the EOR and MIS fields together as follows:	
		EOR MIS Meaning 0 0 No data loss	
		<pre>1 0 No data loss; end of of receive ring</pre>	
		0 1 Data loss from lack of on-board buffers	
		1 1 Data loss from lack of host-memory buffers	
TMD2[10:06]		(Reserved.)	

Table 6-8 (Cont.): Fields in the Transmit Buffer Descriptor

Bits	Mnemonic	Description	Can driver Read/Write?
TMD2[05]	RON	Receiver On.	Read
TMD2[04]	TON	Transmitter On.	Read
TMD2[03:00]		(Reserved.)	Iveau
TMD3[15]	OWN	Ownership field.	Read-Write
		DELQA-T board sets to value 1 to return ownership of this descriptor to the driver, after the DELQA-T board has written status in TMD0, TMD1 and TMD2.	
		Driver sets to value 0 to give ownership of this descriptor to the DELQA-T board, after the driver has written the transmit fields TMD3, TMD4 and TMD5.	
		Note that:	
		1 = Driver Ownership—the DELQA-T board may not write to this descriptor, and must not use any information read from this descriptor.	
		0 = DELQA-T Ownership—the driver may not write to this descriptor, and must not use any information read from this descriptor.	
FOT	FOT	First Of Two flag.	Read-Write
		1 = This descriptor points to the first of two buffers in a chained transmit.	
		0 = This descriptor points either to a single buffer transmit, or points to the second of two entries in a chained transmit.	
		NOTE: It is a fatal device error if the driver sets FOT in two successive descriptors.	
MD3[13:12]		(Reserved.)	
MD3[11:00]	BCT	Byte Count.	Read/Write

Table 6-8 (Cont.): Fields in the Transmit Buffer Descriptor

Bits	Mnemonic	Description	Can driver Read/Write?
		Driver writes this to indicate to the DELQA-T board the length in bytes of the transmit buffer that this descriptor points to. If CRC generation is disabled, this byte count must be inclusive of the CRC.	
		See Table 6-1 for the size restrictions that apply.	
TMD4[15:00]	LADR	Least significant bits of the data buffer's address.	Write
		Driver sets to give the associated buffer to the DELQA-T board.	
TMD5[05:00]	HADR	Most significant bits of the data buffer's address.	Write
		Driver sets to give the associated buffer to the DELQA-T board.	
TMD5[15:06]		(Reserved.)	

6.14.5.2 Transmit Data Buffers

The transmit buffer holds the data to be transmitted.

The transmit buffer's address resides in the transmit descriptor as follows:

TMD5[05:00] contains bits 21:16 of the buffer's address. TMD4[15:00] contains bits 15:00 of the buffer's address.


6.14.6 Receive Buffer Descriptor

The purpose of a single receive buffer descriptor is to provide information about a single buffer of data. The information is for the driver and the DELQA-T board to use when receiving the buffer.

Keep in mind that some of the information is read-only or write-only for either the driver or the DELQA-T board, and some of the information is for sharing between the driver and the DELQA-T.

Figure 6–26 shows the contents of a single receive buffer descriptor in diagram form. Table 6–9 describes the contents in detail, and column four in this table indicates whether the driver may read and/or write the given field.

Figure 6-26: Contents of a Receive Buffer Descriptor



LKG-2987-89I

6.14.6.1 Fields in the Receive Buffer Descriptor

Table 6-9 lists the fields in the transmit buffer descriptor.

NOTE

The DELQA-T board reports the information in RMD2 as soon as possible, and hence this information may be about operations other than the receive operation.

Table 6-9: Fields in the Receive Buffer Descriptor

Bits	Mnemonic	Description	Can driver Read/Write?
RMD0[15]		(Reserved.)	
RMD0[14]	ERR3	Error summary. This field is the "OR" of FRA, CRC, OFL and BUF.	Read
RMD0[13]	FRA	Framing error on receive.	Read
RMD0[12]	OFL	Overflow error on receive. When set this indicates that part of an oversized packet has been lost.	Read
RMD0[11]	CRC	CRC error on receive.	Read
RMD0[10]	BUF	Internal device buffer error. When set this indicates that part of an oversized packet has been lost.	Read
RMD0[09:08]	STP,ENP	Start of packet, end of packet. Normally, the DELQA-T board sets both fields.	Read, Read
		When the DELQA-T board sets only one or the other or neither of these bits, this means the buffer contains the start, end, or middle of an oversize packet. For more information on oversize packets, see the section on oversize packets in this chapter.	
RMD0[07:00]		(Reserved.)	
RMD1[15:12]		(Reserved.)	
RMD1[11:00]	MCNT	Message byte count. MCNT is the length of the received message, in bytes, that has been copied to this receive buffer.	Read
		This is only valid if the STP field is set to '1'; if the STP field is clear then the MCNT field must be interpreted as being 1518. Note that if an oversize packet is received, it will be copied into more than one receive buffer. Note that MCNT always includes the CRC.	
RMD2[15]	ERR4	Error summary. This bit is the "OR" of BBL, CER, MIS in RMD2.	Read
RMD2[14]	BBL	Babble error on transmit.	Read
RMD2[13]	CER	Collision error on transmit.	Read
RMD2[12]	MIS	Packet lost on receive.	Read

Table 6-9 (Cont.): Flelds in the Receive Buffer Descriptor

Bits	Mnemonic	Description	Can driver Read/Write?
RMD2[11]	EOR	End Of Receive Ring.	Read
		The driver should interpret the EOR and MIS fields together as follows:	
		EOR MIS Meaning 0 0 No data loss	
		<pre>1 0 No data loss; end of of receive ring</pre>	
		0 1 Data loss from lack of on-board buffers	
		1 1 Data loss from lack of host-memory buffers	
RMD2[10:06]		(Reserved.)	
RMD2[05]	RON	Receiver On.	Read
RMD2[04]	TON	Transmitter On.	Read
RMD2[03:00]		(Reserved.)	
RMD3[15]	OWN	Ownership field.	Read-Write
		DELQA-T board sets this to value 1 to return ownership of this descriptor to the driver, after the DELQA-T has written status to RMD0, RMD1 and RMD2.	
		Driver sets this to value 0 to give ownership of this descriptor to the DELQA-T board, after the driver has written the receive fields RMD3, RMD4, RMD5.	
		Note that:	
		1 = Driver Ownership - the DELQA-T board may not write to this descriptor, and must not use any information read from this descriptor.	
		0 = DELQA-T Ownership - the driver may not write to this descriptor, and must not use any information read from this descriptor.	
RMD3[14:00]		(Reserved.)	

Table 6-9 (Cont.): Fields in the Receive Buffer Descriptor

Bits	Mnemonic	Description	Can driver Read/Write?
RMD4[15:03]	LADR	Least significant bits of the data buffer's address.	Write
		Driver sets this to give the associated buffer to the DELQA-T board.	
		Note that bits 2-0 must be '0'; they will be read by the DELQA-T board as '0's.	
RMD5[05:00]	HADR	Most significant bits of the data buffer's address. Driver sets this to give the associated buffer to the DELQA-T board.	Write
RMD5[15:06]		(Reserved.)	

6.14.6.2 Receive Data Buffers

The receive buffer holds the data that the DELQA-T board receives.

Each receive buffer must be at least 1518 (decimal) bytes in length.

The receive buffer's address resides in the receive buffer descriptor as follows:

RMD5[05:00] contains bits 21:16 of the buffer's address. RMD4[15:02] contains bits 15:02 of the buffer's address.

All local receive buffers must be quad-word aligned (begin on byte-addresses that are divisible by eight).

Reading The DELQA-PLUS Board's ROM Version

This appendix contains instructions for reading the DELQA-PLUS board's ROM version. This lets you verify that the DELQA-PLUS board's ROM version is appropriate to run the DELQA-PLUS board as a DELQA-T board.

D.1 Introduction

For a DELQA-PLUS board to operate as a DELQA-T board, the DELQA-PLUS board's ROM version must be at least 2.0.0.

To verify that this is true, host software starts the DELQA-PLUS board, then sends the DELQA-normal board a special request for the ROM revision level. The request takes the form of a MOP element block.

NOTE

The host software is not running MOP at this point and need not engage in any other MOP-related activities.

For more information on MOP, see the *DECnet*Maintenance Operation Protocol (MOP) Functional

Specification.

The next two sections list the steps the host software, which we will refer to as the device driver from now on for convenience, should take to verify that the DELQA-PLUS board's ROM version is correct for DELQA-T mode operation. There are two main tasks to obtain the DELQA-PLUS board's ROM version:

- Test startup
- Request and read ROM version

D.2 Test Startup—Steps

NOTE

These steps assume the DELQA-PLUS board is properly installed in the host system's chassis and is powered up.

Figure D-1 shows these steps in diagram form.

- 1. The device driver causes the DELQA-PLUS board to perform a software reset. For information on software reset, see Chapter 6 in this Addendum to DELQA User's Guide.
- 2. The driver waits 150 microseconds.
- 3. The driver sets the Identity Test (IT) field (bit 00 in the DELQA-normal VAR register) to the value 1. The value 1 in the VAR means the board is a DELQA board, as opposed to a DEQNA board.

The driver should then immediately check that the value of the IT field is 1, since a DEQNA board will not allow the IT field's value to become 1.

Finally, the driver should clear the IT field to 0 (zero).

- 4. The driver checks the Mode Select (MS) field (bit 15) in the VAR.
 - If the value of MS = 1, the driver should proceed.
 - If the value of MS = 0, the board is a DELQA in DEQNA-only mode, which means on-board switch S3 is open.

Close switch S3 before allowing the driver to proceed.


5. The driver checks the DELQA-PLUS board's ROM version. See the steps in Section D.3.

The next section describes in more detail the steps to obtain the DELQA-PLUS board's ROM version level.

After the driver has verified that the ROM version is correct, the driver may proceed to move the DELQA-PLUS board to DELQA-T mode and start the

DELQA-T board running. For instructions in how to do this, see Chapter 6 in this Addendum to DELQA User's Guide.

Figure D-1: Test Start-Up and Obtaining ROM Version



D.3 Request/Read DELQA-PLUS Board's ROM Version— Steps

To obtain the DELQA-PLUS board's ROM version level, the driver must

- 1. Make sure the DELQA-PLUS board is in DELQA-normal mode; see Chapter 6 in this *Addendum to DELQA User's Guide* for instructions on how to place the DELQA-PLUS board in DELQA-normal mode.
- 2. Build an extended setup packet in host memory; see the *DELQA User's Guide* for instructions on how to build extended setup packets.

- 3. Insert a MOP element block (MEB), type 10, in that setup packet.
 - The MEB must be a type 10 and be the only MEB in the extended setup packet; otherwise, the DELQA-normal board may report the ROM version erroneously.
 - The MEB type 10's buffer must contain all zeros.
- 4. Send the extended setup packet to the DELQA-normal board; follow the instructions in the DELQA User's Guide for sending extended setup packets.
- 5. Read the appropriate buffer in the driver's receive ring in host memory. This buffer should be the same one the driver sent with the MEB type 10, and it should now contain the DELQA-PLUS board's ROM version.

See Section D.3.3 for more information on this buffer.

The following sections describe the extended setup packet, the MOP element block (MEB) type 10 within that packet, and the MEB type 10's buffer.

D.3.1 The Extended Setup Packet

The extended setup packet lets the driver give the DELQA-PLUS board a special command, which causes the DELQA-PLUS board to supply the driver with the DELQA-PLUS board's ROM revision level. This command is a MOP element block (MEB) type 10, which the driver places inside the extended setup packet.


For complete information on how to construct extended setup packets for the DELQA board, see the DELQA User's Guide.

D.3.2 MOP Element Block Type 10

MEB type 10 is called Read ROM Version, and its purpose is to cause the DELQA-PLUS board to report its ROM revision level back to the driver. MEB type 10 has the format shown in Figure D-2. This format consists of:

- The MEB itself, which is simply a pointer and a size, and
- A buffer (that the pointer points to), which contains the actual type-10 request(s).

Figure D-2: MOP Element Block Type 10



LKG-3103-89I

The buffer that is associated with the MEB is described in Section D.3.3.


D.3.3 The MOP Element Block (MEB) Type 10's Buffer

The purpose of the MEB Type 10's buffer is to hold both:

- The driver's request to the DELQA-PLUS board for the board's ROM revision level, and
- The ROM revision level that the DELQA-PLUS board writes back in response.

The MEB Type 10 buffer must reside in host memory and be at least three 16-bit words in length. The words must be contiguous.

Figure D-3 shows the MEB type 10 buffer in diagram form.



Example: ROM version 2.0.0 will appear as two in the first word (MEBB+0), zero in the second word, and zero in the third word.

The currently existing ROM versions are listed in Table D-1.

For a DELQA-PLUS board to operate as a DELQA-T board, the DELQA-PLUS board's ROM version must be at least 2.0.0.

Table D-1: Current ROM Version Levels

ROM Version	Summary
0.10.37	Firmware for the initial release of the DELQA product.
	NOTE: See Section D.3.4 for special instructions on how to read this version number.
	Does not support chaining of buffer descriptors on transmit.
1.0.0	Update of the initial firmware.
	Supports chaining of buffer descriptors on transmit operations.
1.9.0	Field Test version of the DELQA-T firmware.
2.0.0	Firmware for the initial release of the DELQA-PLUS product.

D.3.4 ROM Version 0.10.37

The driver must verify this ROM version differently from the other ROM versions. This section explains why this is and how the driver must perform the verification.

ROM version 0.10.37 does not support MEB type 10. If the driver sends an MEB type 10 to a DELQA that is running firmware version 0.10.37, the DELQA board will return an error. (For information on handling errors, see the DELQA User's Guide.)

The error will not tell the driver whether the DELQA board made an error or the driver sent a bad setup packet.

Therefore, to verify ROM version 0.10.37, the driver must send the DELQA board an extended setup packet

- Of known validity and
- With the MEB type 10 as the only MEB in the packet.

The driver must then assume that if the DELQA board returns an error, the DELQA board is running ROM version 0.10.37.

Glossary of Acronyms

This glossary lists acronyms associated with the DELQA-PLUS board.

ARQR Asynchronous request register (DELQA-T mode)

CSR Control and status register (DELQA-normal mode)

FOT First of two

HIT Host inactivity timer

IBAH Init block address register, high-order bits (DELQA-T mode)

IBAL Init block address register, low-order bits (DELQA_T mode)

ICR Interrupt control register (DELQA-T mode)

LSB Least significant bit

MOP Maintenance operations protocol

MSB Most significant bit

RMD Receive message descriptor

ROM Read-only memory

SA ROM Station address ROM

SRQR Synchronous request register (DELQA-T mode)

SRR Status/response register (DELQA-T mode)

TMD Transmit message descriptor

VAR Vector address register (DELQA-normal mode)

XCR Extended control register (DELQA-normal mode)

Index

A	Board (Cont.)
Addresses bad in init block, 6–44 BASE, 6–5 logical, 6–56 multicast, 6–30, 6–56 of descriptors, 6–57 of init block, 6–50 of receive buffers, 6–70 of registers, 6–42 of transmit and receive rings, 6–61 of transmit buffers, 6–66 physical, 6–45, 6–56 Q-bus, 6–9 ARQR, 6–11, 6–17, 6–21, 6–28, 6–47 contents, 6–48 fields, 6–49 RRQ (receive request) field, 6–49 TRQ (transmit request) field, 6–49 Asynchronous Request Register. See ARQR	software reset, 6–28 startup, 6–12 stop, 6–25 Boot password, 6–3 BUF (internal device buffer error), 6–68 Buffers chaining, 6–18 size restrictions, 6–16 descriptors, 6–15, 6–18 data structures for, 6–52 FOT field, 6–18 receive, 6–66 size field, 6–16 transmit, 6–62 errors, 6–68 number of receive, 6–61 number of transmit, 6–61 ownership, 6–16, 6–17 field in receive buffer descriptor, 6–69
Babble error, 6–64, 6–68 BASE address, 6–5 BBL (babble error), 6–64, 6–68 BCT (byte count), 6–65 Blocking interrupts, 6–32, 6–36, 6–49 Board DELQA-PLUS, 5–1, 6–1 DELQA-T, 5–3	in transmit buffer descriptor, 6-65 receive, 6-34, 6-70 addresses of, 6-57, 6-70 size restrictions, 6-16 transmit, 6-15, 6-34, 6-66 addresses of, 6-58, 6-66 errors, 6-44 Byte count receive, 6-68 transmit, 6-65

C	DELQA-T (Cont.)
CER (collision error), 6–64, 6–68	mode, 6–1
Chaining	select, 6–8
buffers, 6–18	physical address, 6–45
errors, 6–44	programming, 6–1
FOT (first-of-two) field, 6–65	receive, 6–21
	registers, 6–41
ROM version 0.10.37 does not support, D-6	software reset, 6–28
size restrictions, 6–16	start, 6–12
Changing DELQA-T's operating parameters,	stop, 6–25
6–30	switches, 5–2, 5–3, 5–4
CHN (chaining error), 6–43	transmit, 6–15
Collisions, 6–64, 6–68	DEQNA board, 5-4, D-2
CRC	Descriptor rings
enable/disable on transmit, 6–56	receive, 6–62
error on receive, 6–68	transmit, 6–61
CSR (control and status register), 6–28	Descriptors, 6–18, 6–47
Cost (control and status register), 0-20	addresses of transmit and receive rings 6–61
D	data structures for, 6-52
D	FOT field, 6–18
Data	ownership of, 6–19, 6–25
in receive buffers, 6–70	receive, 6–66
in transmit buffers, 6-66	contents, 6-67
loss, 6–25, 6–64, 6–69	rings
structures	receive, 6–62
for buffer descriptors, 6-52	transmit, 6–61
in host memory, 6-52	size field, 6–16
in init block, 6–9	transmit, 6–62
on the DELQA-T board, 6-52	contents, 6–63
DEF (deferral during transmit), 6-64	Device driver, 6-1, 6-3
Defaults, 6-12, 6-15, 6-33	DMA (direct memory access), 6-49
HIT, 6–60	DRT (disable retry), 6-55
HIT (host inactivity timer), 6-11	•
DELQA-normal mode, 6-1, 6-2, 6-28	
CSR, 6-28	E
IT (identity test) field, D-2	End of marriage miner masshed 6 64 6 60
return to, 6–39	End of receive ring reached, 6–64, 6–69
DELQA-PLUS, 6–1	ENP (end of packet) field, 6-22, 6-68
board, 5-3	EOR (end of receive ring reached), 6-64
programming, 6-1	ERR1 (error summary field)
ROM version, D-1	transmit buffer descriptor, 6–64
state diagram, 6–5	ERR2 (error summary field)
switches, 5–4	transmit buffer descriptor, 6–64
DELQA-T	ERR3 (error summary field)
address, 6–56	receive buffer descriptor, 6–68
board, 5–3	ERR4 (error summary field)
changing operating parameters, 6–30	receive buffer descriptor, 6–68
data structures on, 6–52	Errors, 6–18
	ERR1 (error summary field)

Errors	T2: 11 (C) (A)
ERR1 (error summary field) (Cont.)	Fields (Cont.)
transmit buffer descriptor, 6-64	transmit buffer descriptor, 6-63
ERR2 (error summary field)	TRQ (transmit request), 6-49
transmit buffer descriptor, 6–64	unblock interrupts, 6–50
ERR3 (error summary field)	Filters
receive buffer descriptor, 6–68	logical address, 6–56
ERR4 (error summary field)	multicast, 6–30
receive buffer descriptor, 6–68	physical address, 6–56
in receive buffer descriptor, 6–68	Firmware, 6–1
in SRR, 6–43	First-of-two flag. See FOT
in transmit buffer descriptor, 6-64	FOT (first-of-two) field, 6-18, 6-65
summary. See FES, ERR1, ERR2, ERR3, ERR4, 6-43	FRA (framing error on receive), 6-68 Framing error on receive, 6-68
transmit buffer descriptor, 6-64	
Extended setup packets, D-3, D-4	Н
External loopback, 6-55	11
- ,	Hardware, 6–1
_	self-test, 6–5
F	HIT (host inactivity timer), 6-9, 6-10, 6-11,
FFC (fatal and	6–25, 6–59
FES (fatal error summary), 6–43 Fields	setting, 6–11
	timeout value, 6-11, 6-60
block interrupts, 6–50	defaults, 6–60
buffer descriptors	Host
size, 6–16	rebooting, 6–3
ENP (end of packet), 6–22, 6–68	Host Inactivity Timer. See HIT
FOT (first-of-two), 6–18	1105t Inactivity Timer. See HIT
in ARQR register, 6–49	
in ICR register, 6-50	i '
in init block, 6–53	-
in SRQR register, 6–47	IBAH (init block's address, high-order bits),
in SRR register, 6–43	6-9, 6-12, 6-30, 6-50
INT (enable interrupts), 6–32	IBAL (init block's address, low-order bits),
INT VECTOR, 6–32	6-9, 6-12, 6-30, 6-50
IT (identity test), D-2 MODE, 6-54	ICR (interrupt control register), 6-32, 6-36, 6-38, 6-49
subfields, 6–55	contents, 6-50
OPTIONS, 6–58	fields, 6–50
subfields, 6–59	Identity test field. See IT
ownership	Init block, 6-9, 6-12, 6-30, 6-53
receive buffer descriptor, 6-69	addresses, 6–50
transmit buffer descriptor, 6-65	of buffer rings in, 6–57
receive buffer descriptor, 6-67	of transmit and receive rings in,
REQ (request), 6-25, 6-47	6–61
reserved, 6-41, 6-52	bad address in, 6–44
RESP (response), 6-25, 6-44	boot password, 6–60
RRQ (receive request), 6-49	contents, 6–53
SR (software reset), 6-49	HIT timeout value, 6-60
STP (start of packet), 6-22, 6-68	interrupt vector in, 6–59
1/,	

Init block (Cont.)	MCNT, 6–68
INT VECTOR field in, 6-32	MEB (MOP element block)
logical address filter, 6–56	buffer, D-6
MODE field in, 6-54	type 10, D-4
OPTIONS field, 6–58	buffer, D-4, D-5
HIT field, 6–11	MEBB. See MOP element block buffer, D-6
INT (enable interrupts) subfield,	Memory
6–32	errors, 6–44
physical address filter, 6-56	host
INT	data structures in, 6–52
internal loopback, 6-55	MIS (packet lost on receive), 6-64, 6-68
interrupt enable flag, 6–59	Missing packets, 6–64, 6–68
INT (enable interrupts) field, 6–32	
Internal loopback, 6–55	MODE field, 6–54
Internal memory errors, 6–44	subfields, 6–55
· ·	Modes, 6–28
Interrupt Control. See ICR	DELQA-normal, 6-1, 6-2
Interrupts, 6–13, 6–32	return to, 6–39
after receive, 6–22, 6–34	DELQA-T, 6–1
after start, 6–33	select, 6–8
after stop, 6–33	MODE field, 6–54
after transmit, 6–18, 6–34	promiscuous, 6–55
blocking, 6–32, 6–36, 6–49, 6–50	Turbo, 6–1
defaults, 6–33	MOP, 6-2, 6-10, D-1
enable, 6-33, 6-46, 6-59	element block. See also MEB, D-4
ICR (interrupt control register), 6-32	remote console boot message, 6-60
interrupt vector, 6–32, 6–59	MOR (more than one retry on transmit),
service routine, 6–34	6–64
stop, 6–39	Multicast
unblocking, 6–32, 6–37, 6–49, 6–50	addresses, 6–56
IT (identity test) field, D-2	filters, 6–30
1	N
L	IN
LANCE, 6-56	NXM (non-existent memory), 6-44
LCA (loss of carrier), 6-64	
LCO (late collision), 6-64	
Local-Area Network Controller, Ethernet.	0
See LANCE	
Logical addresses	OFL (overflow error), 6–68
filters, 6–56	ONE (one retry on transmit), 6-64
Loopback, 6–30, 6–56	OPTIONS field, 6-58
external, 6-55	contents, 6-59
	HIT field, 6–11
internal, 6–55	INT (enable interrupts) subfield, 6–32
Loss of carrier, 6–64	subfields, 6–59
	Overflow error on receive, 6-68
М	OWN (ownership field), 6–65, 6–69
	Ownership
Maintenance Operations Protocol. See MOP	field in receive buffer descriptor, 6–69

Ownership (Cont.)	Receive (Cont.)
field in transmit buffer descriptor, 6-65	
woodipool, 0-00	interrupts, 6–22
_	interrupts after, 6–34
Р	request, 6-21, 6-49
Darbete 0 to a co	ring
Packets, 6–18, 6–22	address, 6-61
extended setup, D-3, D-4	status information, 6–22
lost on receive, 6-64	Registers, 6-41
missing, 6–64, 6–68	addresses, 6-42
ratio to interrupts, 6–33	ARQR, 6–11, 6–17, 6–21, 6–28, 6–47
size restrictions, 6–16, 6–20	fields, 6–49
Parameters	CSR, 6–28
changing, 6-30	IBAH (init block's address, high-order
Parity errors, 6–44	bits), 6-9, 6-12, 6-30, 6-50
Password	IBAL (init block's address, low-order bits
boot, 6–3	, 6-9, 6-12, 6-30, 6-50
Boot, 6-60	ICR (interrupt control register), 6-32,
PER (parity error), 6–44	0-36, 6-38, 6-49
Physical addresses, 6–45	fields, 6–50
filters, 6–56	init block, 6–50
PRO (promiscuous mode), 6-55	SRQR, 6–11, 6–12, 6–25, 6–46
Programming, 6-1	fields, 6–47
Promiscuous mode, 6-30, 6-55	SRR, 6-8, 6-13, 6-22, 6-25, 6-34, 6-42
20, 0 00, 0 00	fields, 6-43
	VAR, 6–8, D–2
Q	REQ (request) field, 6-25, 6-47
	Requests
Q-bus	asynchronous, 6-47
addresses, 6–9	block interrupts, 6-32
initialization, 6-5	for ROM version, D-5
interrupts, 6–32	receive, 6-21, 6-49
	interrupts after, 6–22, 6–34
D.	REQ field in SRQR, 6-47
R	software reset, 6–28, 6–49
Read-Only Momore Co. DOM	start, 6–12, 6–47
Read-Only Memory. See ROM Rebooting, 6-10, 6-60	interrupts after, 6–33
host, 6–3	stop, 6–25, 6–47
Receive	interrupts after, 6–33
	synchronous, 6–46
buffer descriptors, 6–22, 6–68	to SRQR, 6–46
addresses of, 6–57	transmit, 6–15, 6–49
ENP field, 6–22, 6–68	interments of an C 10 C 24
fields, 6–67	interrupts after, 6–18, 6–34 unblock interrupts, 6–32
ownership field, 6–69	Reserved fields 6 41 6 70
ring, 6–62	Reserved fields, 6-41, 6-52
STP field, 6–22, 6–68	RESP (response) field, 6–25, 6–44 Retry, 6–64
buffers, 6-34, 6-70	
addresses of, 6-70	transmit, 6–55
number of, 6-61	Return to DELQA-normal mode, 6-39
byte count, 6–68	Rings

Rings (Cont.)	Startup (Cont.)
addresses of, 6–61	successful, 6–13
buffer, 6–15	test, D-2
receive, 6-34	·
receive descriptor	Station address ROM, 6–45
address, 6–57	Status and response register. See SRR
transmit, 6–34	Status information, 6-42, 6-65
transmit descriptor	receive, 6–22
address, 6–58	transmit, 6–18
ROM, 6-1	Stop, 6–46
edit level, D-6	interrupts after, 6–33, 6–39
major rev level, D-6	request, 6–25
minor rev level, D-6	STP (start of packet) field, 6-22, 6-68
reading version, D-1	Switches, 5–3, 5–4
station address, 6–45	S1, 5–4
version	S2, 5–4
0.10.37, D-6	S3, 5–4
version 0.10.37, D-6	S4, 5–5, 6–11
version request, D-5	S5, 5-4
RON, 6–65, 6–69	setting, 5–2
RRQ field, 6-49	Synchronous Request Register. See SRQR
RTR (retry error on transmit), 6-64	•
,	₹
_	Т
S	TBL (transmit buffer too long), 6-44
SA (station all) DOIS of the	TDR (time domain reflectometry), 6-64
SA (station address) ROM, 6-45	Terminology, 6–1
Select DELQA-T mode, 6–8	Time Domain Reflectometry, 6-64
Setting switches, 5–2	Timeouts, 6–13, 6–25
Size restrictions, 6–16, 6–20, 6–23	HIT, 6–60
chaining, 6–16	value, 6–11
errors, 6–68	HIT (host inactivity timer), 6–11
Software reset, 6–28	Timers
request, 6–49	HIT, 6-10
SR (software reset) field, 6–49	TON (transmitter on), 6-65, 6-69
SRQR, 6–11, 6–12, 6–46	Transmit, 6–15
contents, 6–47 fields, 6–47	buffer descriptors
	addresses of, 6–58
REQ field, 6–25, 6–47	fields, 6–63
SRR (status and response register), 6–8, 6–13, 6–22, 6–34, 6–42	ownership field, 6–65
contents, 6–43	ring, 6–61
FES field, 6–13	buffers, 6–15, 6–34, 6–66
fields, 6–43	addresses of, 6–66
RESP (response) field, 6–25	errors, 6–44
RESP field, 6–9, 6–13, 6–44	number of, 6–61
Start request, 6–12	byte count, 6–65
interrupts after, 6–33	chaining buffers, 6–18
Startup, 6–12, 6–46	CRC, 6–56
and init block address, 6-50	errors, 6–18
and this proce address, 6-50	· · · · · · · · · · · · · · · · · · ·

Transmit (Cont.)

FOT, 6-65
interrupts, 6-18
interrupts after, 6-34
request, 6-15, 6-49
retry, 6-55
ring
address, 6-61
size restrictions, 6-16
status information, 6-18, 6-65
TRQ (transmit request) field, 6-49
Turbo mode, 6-1

U

Unblocking interrupts, 6-32, 6-37, 6-49

٧

VAR register, 6-8
IT (identity test) field, D-2

X

XCR0 register, 6-8 XCR1 register, 6-8