

pdp8/e, pdp8/f & pdp8/m
MAINTENANCE MANUAL
VOLUME 3

For additional copies order No. DEC-8E-HMM3A-C-D from Direct Mail, Digital
Equipment Corporation, Maynard, Massachusetts 01754 Price: \$25.00

1st Edition, July 1972
2nd Printing (Rev) July 1973
3rd Printing, January 1974

Copyright © 1972, 1973, 1974 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC	PDP
FLIP CHIP	FOCAL
DIGITAL	COMPUTER LAB

CONTENTS

SUMMARY

Part 1	Console Teleprinter Chapter 1 LC8-E DECwriter Control
Part 2	Paper-Tape Reader/Punch Chapter 2 PC8-E High-Speed Paper-Tape Reader/Punch
Part 3	X/Y Plotter Chapter 3 XY8-E Plotter Control
Part 4	Line Printer Chapter 4 LE8-E Line Printer
Part 5	Data Communications Equipment Chapter 5 DP8-E Synchronous Modem Chapter 6 KG8-E Generator/Detector
Part 6	Card Readers Chapter 7 CM8-E/CR8-E Card Readers
Part 7	Magnetic Tape Chapter 8 TD8-E DECtape Control Chapter 9 TM8-E DECmagtape Control Chapter 10 TA8-E Cassette System Interface
Part 8	Disks Chapter 11 RK8-E Disk Drive Controller
Part 9	Displays Chapter 12 VT8-E High Speed Video Display Terminal and Control

CONTENTS

Page

PART 1 CONSOLE TELEPRINTER

CHAPTER 1 LC8-E DECWRITER CONTROL

Section 1 Introduction

Section 2 Installation

Section 3 Description

Section 4 Detailed Logic

1.1	IOT DECODER LOGIC	1-3
1.2	PRINTER RECEIVE LOGIC	1-3
1.3	KEYBOARD TRANSMIT LOGIC	1-7
1.4	INT/SKIP LOGIC	1-8

Section 5 Maintenance

Section 6 Spare Parts

PART 2 PAPER-TAPE READER/PUNCH

CHAPTER 2 PC8-E HIGH-SPEED PAPER-TAPE READER/PUNCH

Section 1 Introduction

Section 2 Installation

Section 3 Description

Section 4 Detailed Logic

2.1	IOT DECODER LOGIC	2-5
2.2	TAPE READ LOGIC	2-5
2.3	CLOCK LOGIC	2-9
2.4	READER MOTOR CONTROL LOGIC	2-9
2.5	RDR INT/SKIP LOGIC	2-11
2.6	RDR BUFFER LOGIC	2-11
2.7	TAPE STATUS LOGIC	2-11
2.8	TAPE PUNCH LOGIC	2-16
2.9	PUNCH BUFFER LOGIC	2-18
2.10	INT/SKIP LOGIC	2-18

Section 5 Maintenance

Section 6 Spare Parts

CONTENTS (Cont)

Page

PART 3 X/Y PLOTTER

CHAPTER 3 XY8-E PLOTTER CONTROL

Section 1 Introduction

Section 2 Installation

Section 3 Block Diagram

Section 4 Detailed Logic

3.1	IOT DECODER LOGIC	3-3
3.2	TIMING LOGIC	3-5
3.3	DIRECTION TRANSFER LOGIC	3-5
3.4	INTERRUPT/SKIP LOGIC	3-5

Section 5 Maintenance

Section 6 Spare Parts

PART 4 LINE PRINTER

CHAPTER 4 LE8-E LINE PRINTER

Section 1 Introduction

Section 2 Installation

4.1	UNPACKING	4-1
4.2	CHECKOUT	4-2

Section 3 Block Diagram Description

Section 4 Detailed Logic

4.3	SELECT LOGIC	4-5
4.4	INTERRUPT LOGIC	4-7
4.5	DATA TRANSFER LOGIC	4-8

Section 5 Maintenance

Section 6 Spare Parts

CONTENTS (Cont)

Page

PART 5 DATA COMMUNICATIONS EQUIPMENT

CHAPTER 5 DP8-E SYNCHRONOUS MODEM

Section 1 Introduction

Section 2 Installation

Section 3 Block Diagram Description

5.1	TRANSMITTER-MODEM DIALOGUE	5-7
5.2	MODEM-RECEIVER DIALOGUE	5-8
5.3	DP8-E DATA BREAKS	5-8

Section 4 Detailed Logic

5.4	IOT DECODER LOGIC	5-13
5.5	CONTROL WORD LOGIC	5-13
5.6	BREAK RQST, RECEIVE LOGIC	5-13
5.7	RECEIVE DATA REGISTER LOGIC	5-19
5.8	BREAK RQST, TRANSMIT LOGIC	5-21
5.9	TRANSMIT DATA REGISTER LOGIC	5-23
5.10	BRK RQST LOGIC	5-24
5.11	BREAK GRANT LOGIC	5-24
5.12	ACCESS ADDRESS COUNTER LOGIC	5-28
5.13	CURRENT/ACCESS ADDRESS REGISTER LOGIC	5-30
5.14	LOAD FIELD LOGIC	5-30
5.15	DETECTED CHARACTER REGISTER LOGIC	5-33
5.16	INT/SKIP LOGIC	5-33
5.17	READ STATUS/TEST PULSE LOGIC	5-36
5.18	LEVEL CONVERSION CIRCUITS	5-39

Section 5 Maintenance

Section 6 Spare Parts

CHAPTER 6 KG8-E GENERATOR/DETECTOR

Section 1 Introduction

Section 2 Installation and Checkout

Section 3 Parity Check/Block Diagram

6.1	PARITY CHECK	6-2
6.1.1	VRC Parity Check	6-2
6.1.2	LRC Parity Check	6-2
6.1.3	CRC Parity Check	6-4
6.2	BLOCK DIAGRAM	6-6

CONTENTS (Cont)

Page

Section 4 Detailed Logic

6.3	IOT DECODER LOGIC	6-10
6.4	CONTROL REGISTER LOGIC	6-10
6.5	VRC LOGIC	6-12
6.6	BCC CLOCK LOGIC	6-15
6.7	I/O TRANSFER LOGIC	6-16
6.8	BCC LOGIC	6-17

Section 5 Maintenance

Section 6 Spare Parts

PART 6 CARD READERS

CHAPTER 7 CM8-E/CR8-E CARD READERS

Section 1 Introduction

Section 2 Installation

Section 3 Block Diagram Description

Section 4 Detailed Logic

7.1	IOT DECODER LOGIC	7-5
7.2	SELECT CARD LOGIC	7-7
7.3	READ DATA LOGIC	7-7
7.4	INTERRUPT/SKIP LOGIC	7-9
7.5	STATUS LOGIC	7-10
7.6	READ GATING LOGIC	7-13

Section 5 Maintenance

Section 6 Spare Parts

PART 7 MAGNETIC TAPE

CHAPTER 8 TD8-E DECTAPE CONTROL

Section 1 Introduction

Section 2 Installation

8.1	INSTALLATION	8-2
8.2	ACCEPTANCE TEST	8-2
8.3	TD8-E INTERFACE	8-2

CONTENTS (Cont)

Page

Section 3 Functional Description

8.4	INSTRUCTION AND STATUS BITS	8-4
8.5	FUNCTIONAL OPERATION	8-5
8.5.1	I/O Decoder	8-6
8.5.2	Command Register	8-6
8.5.3	Data Register	8-7
8.5.4	Mark Track Register	8-7
8.5.5	Flags and Status Bits	8-7
8.5.6	Time Pulse Generator	8-8
8.6	TD8-E TIMING	8-8
8.6.1	Timing for Writing Time and Mark Tracks	8-8
8.6.2	Write Data Timing	8-8
8.6.3	Read Data Timing	8-8

Section 4 Detailed Logic

8.7	INPUT/OUTPUT DECODER LOGIC	8-17
8.7.1	Control Logic	8-17
8.7.1.1	C Line Select Logic	8-17
8.7.1.2	Time Pulse 3 Logic	8-18
8.7.1.3	Initialize Logic	8-18
8.7.1.4	Run Signal and CON ALL HLT Logic	8-18
8.8	COMMAND REGISTER	8-18
8.8.1	Unit Select Logic	8-18
8.8.2	Forward/Reverse (F/R) Logic	8-18
8.8.3	Stop/Go Logic	8-18
8.8.4	Read/Write Logic	8-20
8.9	UTS DELAY LOGIC	8-20
8.10	TIME PULSE GENERATOR	8-20
8.10.1	Write Time Track Pulses	8-21
8.10.2	Read Time Track Pulses	8-22
8.11	FLAGS AND SKIP LOGIC	8-23
8.11.1	Single Line Flag	8-23
8.11.2	Quad Line Flag and Counter Logic	8-23
8.11.3	Time Error Flag	8-25
8.12	MARK TRACK REGISTER	8-25
8.13	DATA REGISTER AND GATING LOGIC	8-26
8.14	DATA GATING LOGIC	8-27
8.15	WRITE FUNCTION REGISTER	8-27
8.16	WRITE ECHO AND SELECT ECHO CIRCUITS	8-27

Section 5 Maintenance

Section 6 Spare Parts

CONTENTS (Cont)

Page

CHAPTER 9 TM8-E DECMAGTAPE CONTROL

Section 1 Introduction

9.1	RECORDING METHODS AND DECmagtape FORMATS	9-2
9.1.1	NRZI Recording Method	9-2
9.1.2	9-Track Tape Format	9-3
9.1.3	7-Track Tape Format	9-5
9.1.4	Cyclic Redundancy Check Characters (CRC)	9-5
9.1.5	Longitudinal Redundancy Check Character (LRC)	9-7
9.1.6	Data Files	9-7
9.1.7	Track Assignments	9-7
9.2	COMPANION DOCUMENTS	9-8
9.3	SOFTWARE DOCUMENTS	9-8

Section 2 Site Preparation, Installation, and Acceptance Test

9.4	SITE PLANNING AND CONSIDERATIONS	9-8
9.5	INSTALLATION	9-9
9.6	ACCEPTANCE TEST	9-10
9.7	TM8-E INTERFACE	9-10

Section 3 Principles of Operation

9.8	BLOCK DIAGRAM DESCRIPTION	9-17
9.8.1	M8321 Output Control Module	9-17
9.8.1.1	IOT Instruction Decoder	9-17
9.8.1.2	Function Decoder	9-17
9.8.1.3	Gating Logic	9-18
9.8.1.4	Read/Compare Error Detection Logic	9-18
9.8.1.5	Skip Logic	9-18
9.8.2	M8327 Registers Module	9-18
9.8.2.1	Multiplexer and Data Register	9-18
9.8.2.2	Command Register	9-18
9.8.2.3	Function Register	9-19
9.8.2.4	Current Address Register	9-20
9.8.2.5	Word Count Register	9-20
9.8.3	M8323 Transport Status and Control Module	9-21
9.8.3.1	Main Status Register	9-21
9.8.3.2	Second Status Register	9-21
9.8.3.3	ERROR Flag	9-22
9.8.3.4	Illegal Function Detection	9-22
9.8.3.5	PRESET and SET Pulse Generator	9-22
9.8.3.6	Control Busy (CNTL BSY)	9-22
9.8.4	M8322 Control and Data Break Module	9-22
9.8.4.1	Data Break Control Logic	9-22
9.8.4.2	Function Decoder	9-23
9.8.4.3	Interrupt Logic	9-23

CONTENTS (Cont)

	Page
9.9	9-24
9.10	9-35
9.10.1	9-44
9.10.1.1	9-45
9.10.1.2	9-45
9.10.1.3	9-48
9.10.1.4	9-48
9.10.1.5	9-48
9.10.1.6	9-59
9.10.1.7	9-59
9.10.1.8	9-59
9.10.1.9	9-59
9.10.1.10	9-59
9.10.2	9-59
9.10.2.1	9-59
9.10.2.2	9-59

Section 4 Detailed Logic

9.11	9-61
9.11.1	9-61
9.11.2	9-61
9.11.3	9-63
9.11.4	9-63
9.11.5	9-63
9.11.6	9-63
9.11.7	9-65
9.11.8	9-65
9.11.9	9-65
9.12	9-65
9.12.1	9-65
9.12.2	9-71
9.12.3	9-71
9.12.4	9-71
9.12.5	9-72
9.12.6	9-75
9.12.7	9-75
9.13	9-75
9.13.1	9-75
9.13.1.1	9-75
9.13.1.2	9-77
9.13.1.3	9-79
9.13.1.4	9-79
9.13.1.5	9-79
9.13.1.6	9-79
9.13.1.7	9-79
9.13.1.8	9-79
9.13.1.9	9-79
9.13.1.10	9-79

CONTENTS (Cont)

	Page
9.13.1.11	Select Remote 9-79
9.13.1.12	File Protect 9-79
9.13.2	Second Status Register 9-80
9.13.2.1	EMA 7 Increment Error 9-80
9.13.2.2	Vertical Parity Error (C VPE) 9-81
9.13.2.3	LRC ERROR 9-81
9.13.2.4	CRC ERROR 9-81
9.13.3	Main and Second Status Register Multiplexer 9-81
9.13.4	Extended Memory Address Increment Logic 9-83
9.13.5	Control Busy (CNTL BSY) 9-83
9.13.6	PRESET and SET Pulse Generator 9-83
9.13.7	Data Late Error Check Logic 9-83
9.14	M8322 CONTROL MODULE 9-85
9.14.1	Control Function Decoder 9-85
9.14.2	Data Break Request Logic 9-85
9.14.2.1	Word Count Overflow Logic 9-85
9.14.3	Data Break Priority Logic 9-86
9.14.4	Processor Control Logic 9-89
9.14.5	MTTF (JOB DONE) Logic 9-89
9.14.6	Interrupt Logic 9-89
9.14.7	Change Transport Control Logic 9-89
9.14.8	Change Direction Control Logic 9-90
9.14.9	Write Data Ready Logic 9-90
9.14.10	Read and Write Control Logic 9-91
9.14.11	Data Multiplexer Control Logic 9-91
9.14.12	POWER OK Logic 9-93
9.14.13	Initialize Logic 9-95

Section 5 Maintenance

Section 6 Spare Parts

Section 7 IC Descriptions

DEC 74153 IC	9-97
DEC 74174 IC	9-99
DEC 74175 IC	9-100
DEC 74197 IC	9-101

CHAPTER 10 TA8-E CASSETTE SYSTEM INTERFACE

Section 1 Introduction

10.1	PHYSICAL DESCRIPTION	10-2
10.2	POWER REQUIREMENTS	10-2
10.3	TAPE FORMAT	10-2
10.4	DOCUMENTATION	10-3

CONTENTS (Cont)

Page

Section 2 Installation and Acceptance Test

10.5	INSTALLATION	10-4
10.6	ACCEPTANCE TEST	10-5
10.7	TA8-E INTERFACE	10-5

Section 3 Functional Description

10.8	FUNCTIONAL DESCRIPTION	10-6
10.8.1	IOT Decoder	10-6
10.8.2	Status A Register	10-8
10.8.3	Function Register	10-9
10.8.4	Status B Register	10-9
10.8.5	Read/Write Buffer Register	10-9
10.8.6	Data Flag	10-9
10.9	INSTRUCTION AND STATUS BITS	10-9
10.9.1	Programming Sequence	10-9
10.10	INPUT AND OUTPUT INTERFACE SIGNALS	10-9
10.10.1	Output Interface Signals	10-12
10.10.1.1	SELECT ENABLE L	10-12
10.10.1.2	DRIVE B L	10-12
10.10.1.3	START L	10-12
10.10.1.4	REWIND L	10-12
10.10.1.5	BACK BLOCK GAP L	10-13
10.10.1.6	BACK FILE GAP L	10-13
10.10.1.7	READ/WRITE FILE GAP L	10-13
10.10.1.8	WRITE MODE L	10-13
10.10.1.9	TRANSFER L	10-14
10.10.1.10	READ/WRITE CRC L	10-14
10.10.1.11	INITIALIZE L	10-14
10.10.2	Input Interface Signals	10-14
10.10.2.1	OFF LINE L	10-14
10.10.2.2	READY L	10-14
10.10.2.3	END FILE L	10-14
10.10.2.4	EOT/BOT L	10-14
10.10.2.5	REWIND L	10-14
10.10.2.6	WRITE PROTECT L	10-14
10.10.2.7	WRITE STATUS L	10-14
10.10.2.8	TRANSFER REQUEST L	10-15
10.10.2.9	TIME ERROR L	10-15
10.10.2.10	CRC BLOCK ERROR L	10-15

Section 4 Detailed Logic

10.11	DEVICE SELECT AND IOT DECODER	10-15
10.12	CONTROL LOGIC	10-15
10.12.1	C Line Select Logic	10-15
10.12.2	Time Pulse Logic	10-17
10.12.3	Initialize and Clear All Logic	10-17

CONTENTS (Cont)

		Page
10.13	STATUS A REGISTER	10-18
10.14	FUNCTION REGISTER	10-18
10.15	START LOGIC	10-20
10.16	READ/WRITE BUFFER REGISTER	10-20
10.16.1	Data Flag	10-22
10.17	INTERRUPT LOGIC	10-22
10.18	SKIP	10-23
10.19	OUTPUT DATA MULTIPLEXER	10-23

Section 5 Maintenance

10.20	PREVENTIVE MAINTENANCE	10-24
10.21	CORRECTIVE MAINTENANCE	10-24
10.21.1	IOT Decoder Check	10-25
10.21.2	Status A Register Check	10-25
10.21.3	Status B Check	10-26
10.21.4	Read/Write Buffer Check	10-26
10.21.5	Command Decoder Check	10-27

Section 6 Spare Parts

Section 7 IC Descriptions

DEC 7442 IC	10-27
-----------------------	-------

PART 8 DISKS

CHAPTER 11 RK8-E DISK DRIVE CONTROLLER

Section 1 Introduction

11.1	PURPOSE	11-1
11.2	PHYSICAL DESCRIPTION	11-2
11.2.1	RK05 Disk Drive	11-2
11.3	RECORDING METHODS AND FORMATS	11-2
11.3.1	Double Frequency Recording Method	11-3
11.3.2	Disk Addressing	11-4
11.3.3	Sector Format	11-4
11.3.3.1	HEADER Word	11-4
11.3.3.2	CRC Character	11-5
11.3.3.3	Formatting A Cartridge	11-6
11.3.3.4	Write Protect	11-6
11.4	MAJOR REGISTERS	11-6
11.4.1	Command Register	11-6
11.4.2	Current Address Register	11-6
11.4.3	Disk Address Register	11-6

CONTENTS (Cont)

		Page
11.4.4	Status Register	11-8
11.4.5	Data Buffer Register	11-8
11.4.6	CRC Register	11-8
11.4.7	Major State Register	11-8
11.4.8	Bit Counters	11-11
11.4.9	128- or 256-Word Counter	11-12
11.5	COMPANION DOCUMENTS	11-12
11.5.1	Software	11-12

Section 2 Site Preparation, Installation, and Acceptance Test

11.6	SITE PREPARATION	11-12
11.7	INSTALLATION	11-13
11.8	ACCEPTANCE TEST	11-13
11.9	RK8-E INTERFACE	11-15

Section 3 Operation and Programming

11.10	SINGLE CYCLE DATA BREAK DESCRIPTION	11-34
11.11	INSTRUCTIONS AND STATUS BITS	11-34
11.11.1	Command Functions	11-40
11.11.1.1	Read Data	11-40
11.11.1.2	Read All	11-41
11.11.1.3	Write Data	11-41
11.11.1.4	Write All	11-41
11.11.1.5	Write Protect	11-42
11.11.1.6	Seek Only	11-42
11.11.1.7	Interrupt Enable	11-42
11.11.1.8	TRANSFER DONE on SEEK COMPLETE	11-42
11.11.1.9	Read or Write Half Block (128 Words)	11-42
11.11.1.10	Extended Memory Addressing	11-42
11.11.1.11	Unit Select	11-42
11.11.1.12	Extended Cylinder Address	11-42
11.11.2	Maintenance Functions	11-43
11.11.2.1	Maintenance Mode	11-43
11.11.2.2	Shift Enable	11-43
11.11.2.3	Check CRC Register	11-43
11.11.2.4	Check Command Register	11-43
11.11.2.5	Check Surface/Sector Register	11-43
11.11.2.6	Check Data Buffer	11-43
11.11.2.7	Check Data Break Request	11-44
11.11.2.8	Check Lower Data Buffer	11-44
11.11.2.9	Maintenance Data	11-44
11.12	PROGRAMMING SEQUENCES	11-44
11.12.1	Format A New Disk Cartridge	11-44
11.12.2	Normal Read/Write	11-45
11.12.3	Bootstrap Loader	11-45
11.12.4	Seek Only	11-45

CONTENTS (Cont)

		Page
11.12.5	Overlapped Seeks	11-46
11.12.6	Recalibrate Selected Drive	11-46
11.12.7	Data Transfers on Consecutive Sectors	11-46
11.13	PROGRAMMING EXAMPLES	11-46
11.13.1	Write All	11-47
11.13.2	Recalibrate	11-47
11.13.3	Seek Only	11-48
11.13.4	Overlap Seek	11-49
11.13.5	Write Data	11-50
11.13.6	Read All	11-51
11.13.7	Read Data	11-51

Section 4 Theory of Operation

11.14	BLOCK DIAGRAM DESCRIPTION	11-52
11.14.1	I/O Bus Interface	11-52
11.14.2	Command Register	11-54
11.14.3	Status Register	11-54
11.14.4	Data Break Control Logic	11-54
11.14.5	Data Buffer Register	11-55
11.14.6	CRC Register	11-55
11.14.7	Control Sequencer	11-58
11.14.7.1	Major States	11-58
11.14.7.2	IDLE State	11-58
11.14.7.3	RESTORE State	11-61
11.14.7.4	STROBE State	11-61
11.14.7.5	HEADER A State	11-61
11.14.7.6	HEADER B State	11-61
11.14.7.7	HEADER C State	11-61
11.14.7.8	SECTOR SEEK State	11-61
11.14.7.9	HEADER D State	11-61
11.14.7.10	HEADER E State	11-61
11.14.7.11	DATA State	11-71
11.14.7.12	CRC State	11-71
11.14.7.13	END State	11-71
11.14.8	Read/Write Delays, Clocks, and Counters	11-71
11.14.8.1	Write Data Clock	11-71
11.14.8.2	Write Sync Delay	11-71
11.14.8.3	Read Delay	11-71
11.14.8.4	Read Clock Data	11-71
11.14.8.5	Counters	11-72
11.14.9	Maintenance Logic	11-72
11.15	DETAILED LOGIC DESCRIPTION	11-72
11.15.1	I/O Bus Interface	11-72
11.15.1.1	MD Receivers	11-72
11.15.1.2	IOT Decoder Logic	11-73

CONTENTS (Cont)

		Page
11.15.2	Control Logic	11-75
11.15.2.1	C Line Select Logic	11-75
11.15.2.2	Time Pulse 3 (TP3) Logic	11-75
11.15.2.3	IDLE	11-75
11.15.2.4	Clear Logic	11-75
11.15.2.5	Interrupt Logic	11-76
11.15.2.6	Skip Logic	11-76
11.15.3	Command Register	11-76
11.15.3.1	Function Decoder	11-76
11.15.3.2	Unit Select Decoder	11-76
11.15.4	Status Register	11-78
11.15.4.1	TRANSFER DONE	11-78
11.15.4.2	HEADS IN MOTION	11-78
11.15.4.3	SEEK FAIL	11-78
11.15.4.4	DRIVE STATUS ERROR	11-78
11.15.4.5	CONTROL BUSY ERROR	11-78
11.15.4.6	TIME OUT ERROR	11-78
11.15.4.7	WRITE LOCK ERROR	11-78
11.15.4.8	CRC ERROR	11-80
11.15.4.9	DATA REQUEST LATE	11-80
11.15.4.10	DRIVE STATUS ERROR	11-80
11.15.4.11	CYLINDER ADDRESS ERROR	11-80
11.15.5	ERROR Flag	11-80
11.15.6	Sector Address Comparator	11-80
11.15.7	Data Break Control Logic	11-81
11.15.7.1	Current Address Register	11-81
11.15.7.2	Data Transfer Control Logic	11-84
11.15.7.3	Priority Logic	11-84
11.15.7.4	CPU Control Logic	11-84
11.15.8	Data Buffer Register and Control Logic	11-85
11.15.8.1	Data Buffer Register Control Logic	11-85
11.15.8.1	Data Buffer Control 1 and Data Buffer 1	11-87
11.15.8.3	Data Buffer Control 2 and Data Buffer Register 2	11-87
11.15.8.4	Data Buffer Control 3 and Data Buffer Register 3	11-89
11.15.8.5	Data Buffer Control 4 and Data Buffer Register 4	11-89
11.15.9	Output Data Multiplexer	11-90
11.15.10	Read/Write Logic	11-90
11.15.10.1	Write Clock	11-90
11.15.10.2	Read Delay	11-92
11.15.11	CRC Register	11-92
11.15.11.1	Disk Address	11-92
11.15.11.2	CRC Character Computation	11-94
11.15.11.3	CRC Character Check	11-95
11.15.12	Major States	11-95
11.15.13	RK8-E Counters	11-95
11.15.13.1	12-Bit Counter	11-95
11.15.13.2	Word Counter	11-95
11.15.13.3	16-Bit Counter	11-99
11.15.13.4	Break Counter	11-99

CONTENTS (Cont)

Page

Section 5 Maintenance

11.16	PREVENTIVE MAINTENANCE	11-99
11.17	CORRECTIVE MAINTENANCE	11-99
11.17.1	Check Data Buffers	11-100
11.17.2	Checking the Command Register	11-101
11.17.3	Check Surface and Sector Register	11-102
11.17.4	Check CRC Register	11-103
11.17.5	Single Cycle Data Break Transfers (Read Operation)	11-104
11.17.6	Single Cycle Data Break Transfers (Write Operation)	11-105
11.17.7	Single Cycle Data Break Transfers (Write then Read)	11-106

Section 6 Spare Parts

Section 7 IC Descriptions

11.18	DEC 74155 IC	11-109
11.19	DEC 74193 IC	11-109
11.20	DEC 7485 IC	11-109
11.21	DEC 74161 IC	11-115

PART 9 DISPLAYS

CHAPTER 12 VT8-E HIGH SPEED VIDEO DISPLAY TERMINAL AND CONTROL

Section 1 Introduction

12.1	SYSTEM OPERATING SPECIFICATIONS	12-2
12.1.1	CRT Operating Specifications (Motorola Raster Display)	12-2
12.1.2	Visible Display Specifications	12-3
12.1.2.1	Alphanumeric Mode	12-3
12.1.2.2	Graphic Mode	12-3

Section 2 Installation and Acceptance Test

12.2	UNPACKING	12-4
12.2.1	Primary Power	12-4
12.2.2	VT8-E Installation	12-5
12.2.3	Acceptance Test	12-8

Section 3 Operation and Programming

12.3	FUNCTIONAL DESCRIPTION	12-8
12.3.1	VT8-E Printer/Keyboard Control Module (M8335)	12-8
12.3.1.1	MD Bus Gating	12-8
12.3.1.2	IOT Decoders	12-9
12.3.1.3	Data Bus Gating	12-9

CONTENTS (Cont)

		Page
12.3.1.4	Keyboard Buffer	12-10
12.3.1.5	I/O Transfer Control	12-10
12.3.1.6	Interrupt and Skip Logic	12-10
12.3.1.7	Interrupt Logic	12-10
12.3.1.8	Starting Address Register and Counter (SAR)	12-10
12.3.1.9	Extended Starting Address Register	12-10
12.3.1.10	Printer Buffer	12-10
12.3.1.11	PRINT DONE Flag	12-10
12.3.1.12	Higher Priority Detection	12-10
12.3.2	VT8-E Line Buffer Module (M8337)	12-11
12.3.2.1	Line Buffers A and B	12-11
12.3.2.2	ASCII Decoding ROMs	12-11
12.3.2.3	Graphic Video Buffer	12-11
12.3.2.4	Character Display Mode Detection Logic	12-11
12.3.2.5	Visible Field Detection Logic	12-11
12.3.2.6	Single Cycle Data Break Control Logic	12-12
12.3.2.7	Processor Control Signals	12-12
12.3.2.8	Break Counters	12-12
12.3.2.9	MA and EMA Bus Gates	12-12
12.3.2.10	Data Bus Gates	12-12
12.3.2.11	Maintenance Enable	12-12
12.3.2.12	Frequency Divider Board (M8336)	12-12
12.3.2.13	Display IOT Decoder	12-12
12.3.3	VT8-E Clock and Frequency Divider (M8336)	12-12
12.3.3.1	Real Time Clock Flag	12-12
12.3.3.2	Video and Sync Combining Circuits	12-13
12.3.4	IOT Instructions	12-13
12.3.4.1	Display Instructions	12-13
12.3.4.2	Keyboard Instructions	12-14
12.3.4.3	Printer Instructions	12-16
12.3.5	Display Data Format	12-17
12.3.5.1	Alphanumeric Data Format	12-17
12.3.5.2	Graphic Data Format	12-18
12.3.6	Display Monitor and Keyboard Switches and Controls	12-18
12.3.6.1	Display Monitor Switches and Controls	12-18
12.3.6.2	Keyboard Controls	12-18
12.3.7	Programming Examples	12-22
12.3.7.1	Graphic Display Program Example	12-22
12.3.7.2	Alphanumeric Display Program Example	12-22

Section 4 Detailed Logic Description

12.4	INTRODUCTION	12-23
12.4.1	Keyboard/Printer Logic	12-24
12.4.1.1	IOT Decoder Logic	12-25
12.4.1.2	Printer Receive Logic	12-25
12.4.1.3	Keyboard Transmit Logic	12-29
12.4.1.4	INT/SKIP Logic	12-30

CONTENTS (Cont)

	Page
12.4.2	Display Logic 12-31
12.4.2.1	VT8-E Timing 12-34
12.4.2.2	VT8-E Timing Logic 12-35
12.4.2.3	Starting Address Register Logic 12-39
12.4.2.4	Data Break Counting Logic 12-40
12.4.2.5	Data Break Control Logic 12-44
12.4.2.6	Data Break Halt, Line Feed, and End-of-Screen Logic 12-47
12.4.2.7	Priority Logic 12-47
12.4.2.8	Line Buffer Register and Control Signal Logic 12-47
12.4.2.9	ROM Character Generator Logic 12-53
12.4.2.10	Alphanumeric Video Buffer Control Logic 12-56
12.4.2.11	Graphic Video Buffer and Control Logic 12-58
12.4.2.12	Visible Field Logic 12-59
12.4.2.13	Display Mode Logic 12-61
12.4.2.14	Maintenance IOT Logic 12-63
12.4.2.15	Display Interrupt and Skip Logic 12-63
12.4.2.16	Bell Logic 12-64
12.5	DISPLAY MONITOR CIRCUITS 12-64
12.5.1	Keyboard Logic 12-64
12.5.2	Motorola CRT Display 12-66
12.5.2.1	Video Amplifier 12-66
12.5.2.2	Sync Separator 12-66
12.5.2.3	Phase Detector 12-66
12.5.2.4	Horizontal Oscillator 12-67
12.5.2.5	Pulse Shaper and Horizontal Drive 12-67
12.5.2.6	Horizontal Output 12-67
12.5.2.7	Vertical Oscillator Driver and Output 12-67
12.5.2.8	Retrace Blanking 12-68
12.5.2.9	Power Supply 12-68

Section 5 Maintenance

12.6	INTRODUCTION 12-68
12.6.1	Equipment Required 12-69
12.6.2	Diagnostic Programming 12-69
12.6.3	Preventive Maintenance 12-69
12.6.3.1	Mechanical Checks 12-70
12.6.4	Troubleshooting 12-70
12.6.4.1	System Troubleshooting 12-70
12.6.4.2	Module Troubleshooting 12-70
12.6.4.3	VT8-E Assembly/Disassembly 12-70

APPENDIX A ROM PATTERN TABLES

ILLUSTRATIONS

Figure No.	Title	Page
1-1	LC8-E Block Diagram	1-2
1-2	LC8-E IOT Decoder	1-4
1-3	Printer Receive Logic	1-6
1-4	Timing, Printer Receive Logic	1-7
1-5	Keyboard Transmit Logic	1-8
1-6	Timing, Keyboard Transmit Logic	1-9
1-7	INT/Skip Logic	1-9
2-1	PC8-E Control, Block Diagram	2-3
2-2	IOT Decoder Logic	2-6
2-3	Tape Read Logic	2-7
2-4	Reader Timing	2-8
2-5	Clock Logic	2-10
2-6	Clock/Shift Pulse Timing	2-11
2-7	Reader Motor Control Logic	2-12
2-8	RDR INT/Skip Logic	2-13
2-9	Reader Buffer Logic	2-14
2-10	Tape Status Logic	2-15
2-11	Tape Punch Logic	2-17
2-12	Punch Buffer Logic	2-19
2-13	Punch INT/Skip Logic	2-20
3-1	XY8-E Block Diagram	3-2
3-2	IOT Decoder Logic	3-4
3-3	Timing Logic	3-6
3-4	Function Timing; Pen Up, Pen Down, Start Zip (Encoded Plotter)	3-7
3-5	Direction Transfer Logic	3-9
3-6	INT/Skip Logic	3-10
4-1	LE8-E Line Printer Control Block Diagram	4-3
4-2	LE8-E Control Timing	4-4
4-3	Select Logic	4-6
4-4	Interrupt Logic	4-7
4-5	Skip Logic	4-7
4-6	Data Transfer Logic	4-9
5-1	Simple Block Diagram, DP8-E	5-4
5-2	Detailed Block Diagram, DP8-E	5-9
5-3	Timing, Receive Break Request	5-10
5-4	Timing, Transmit Break Request	5-11
5-5	DP8-E IOT Decoder Logic	5-14
5-6	Control Word Logic	5-15
5-7	Break RQST, Receive Logic	5-16
5-8	Sync Character Detection, Timing Diagram	5-18
5-9	Receive Data Register Logic	5-19
5-10	Break Request, Transmit	5-22
5-11	Transmit Data Register Logic	5-23
5-12	BRK RQST Logic	5-25
5-13	Break Grant Logic	5-26
5-14	Access Add Counter Logic	5-28
5-15	Current/Access Address Register Logic	5-31
5-16	Load Field Logic	5-32

ILLUSTRATIONS (Cont)

Figure No.	Title	Page
5-17	Detected Character Register Logic	5-34
5-18	INT/Skip Logic (RING, CARRIER/AGC)	5-35
5-19	INT/Skip Logic (Character Detected, Bus Error, WC Overflow)	5-37
5-20	Read Status Logic	5-38
5-21	Test Pulse Logic	5-39
5-22	DP8-E Input Circuit (Receiver)	5-39
5-23	DP8-E Output Circuit (Driver)	5-40
5-24	Self-Test Interconnection	5-43
6-1	LRC BCC Accumulation for Four 8-Bit Characters	6-3
6-2	CRC BCC Accumulation for Two 12-Bit Characters	6-7
6-3	KG8-E Block Diagram	6-8
6-4	IOT Decoder Logic	6-10
6-5	Control Register Logic	6-11
6-6	VRC Logic	6-13
6-7	VRC Logic Timing	6-14
6-8	BCC Clock Logic	6-15
6-9	9.5 MHz Clock Pulse Generation	6-15
6-10	I/O Transfer Logic	6-16
6-11	BCC Logic, Block Diagram	6-18
6-12	6-, 7-, and 8-Bit LRC BCC Accumulation	6-19
6-13	BCC Generating Logic (Using LRC Technique – 6-Bit Character)	6-21
6-14	Logic Block Diagram: LRC-12, LRC-16	6-22
6-15	Logic Block Diagram: CRC-12, CRC-16	6-23
7-1	CR8-E/CM8-E Control Block Diagram	7-2
7-2	Timing, CR8-E/CM8-E Control	7-3
7-3	IOT Decoder Logic	7-6
7-4	Select Card Logic	7-8
7-5	Read Data Logic	7-9
7-6	INT/Skip Logic	7-11
7-7	Status Logic	7-12
7-8	Timing, Transition Network	7-12
7-9	Data Gating, RCRB Instruction	7-14
7-10	Data Gating, RCRA Instruction	7-15
7-11	Data Gating, RCRC Instruction	7-15
8-1	TD8-E Block Diagram	8-1
8-2	TD8-E Functional Block Diagram	8-5
8-3	Format of Data Loaded into the Command Register	8-6
8-4	Format of Word Transferred to AC	8-7
8-5	Timing for Writing Mark and Time Tracks	8-9
8-6	Write Data Timing	8-14
8-7	Read Data and Mark Track Timing	8-15
8-8	DECTape Data Format	8-16
8-9	I/O Decoder Detailed Logic	8-17
8-10	Command Register and UTS Logic	8-19
8-11	Time Pulse Generator Logic	8-21
8-12	Read Time Track Pulse Timing	8-22
8-13	Single Line Flag, Quad-Line Flag, and Skip Logic	8-24
8-14	Mark Track Register	8-25

ILLUSTRATIONS (Cont)

Figure No.	Title	Page
8-15	Data Register	8-26
8-16	Data Gating Logic	8-28
8-17	Write Function Register	8-29
8-18	Write Echo and Select Error Circuits	8-30
9-1	TM8-E DECmagtape Control and TU10 Master System, Block Diagram	9-1
9-2	Data Recording Structure	9-3
9-3	9-Track Tape Format	9-4
9-4	7-Track Tape Format	9-5
9-5	TM8-E Module Installation	9-10
9-6	TM8-E Block Diagram	9-17
9-7	Contents of Command Register	9-19
9-8	Contents of Function Register	9-20
9-9	Contents of Main Status Register	9-21
9-10	Contents of Function and Second Status Register	9-21
9-11	LWCR and RWCR Instruction Data Flow	9-25
9-12	LCAR and RCAR Instruction Data Flow	9-26
9-13	LCMR and RCMR Instruction Data Flow	9-27
9-14	LFGR and RFSR Instruction Data Flow	9-27
9-15	LDBR and RDBR Instruction Data Flow	9-30
9-16	RMSR Instruction Data Flow	9-31
9-17	Single Cycle Data Break Data Transfer Data Flow	9-46
9-18	Core Dump Data Flow	9-47
9-19	Single Cycle Data Break Timing Diagram	9-48
9-20	TM8-E Flow Diagrams	9-49
9-21	IOT Decoder Logic	9-62
9-22	Skip Logic	9-64
9-23	Output Control Function Decoder	9-64
9-24	Read/Compare and Write Data Select Logic	9-66
9-25	Input Data Multiplexer and Data Register	9-67
9-26	Data Register and Function Register Output Multiplexer	9-68
9-27	AC Input Gating and Holding Buffer Register	9-69
9-28	Current Address and Word Count Registers	9-70
9-29	Function Register	9-72
9-30	Command Register and Multiplexer	9-73
9-31	Error Flags	9-74
9-32	Illegal Function Flag and Control Logic	9-76
9-33	Data Late and EMA Increment Error Flags	9-77
9-34	Record Length Incorrect Error Detection Logic	9-78
9-35	Parity Error Flags	9-80
9-36	Main Status Register and Second Status Register Multiplexer	9-81
9-37	PRESET and SET Pulse Generation Logic	9-82
9-38	Data Late Error Check Logic	9-84
9-39	Control Function Decoder	9-84
9-40	Data Break Control Logic	9-86
9-41	Priority and Processor Control Logic	9-87
9-42	MTTF (JOB DONE Flag) and Interrupt Request Logic	9-88
9-43	Change Transport and Buffered Command Register Control Logic	9-90
9-44	Change Direction Detection Logic	9-91

ILLUSTRATIONS (Cont)

Figure No.	Title	Page
9-45	Write Data Ready Logic	9-91
9-46	Read and Write Control Logic	9-93
9-47	Data Multiplexer Control Logic	9-93
9-48	Initialize and Clear Logic	9-94
10-1	TA8-E Interface and TU60 Cassette Drive, Block Diagram	10-1
10-2	Typical TU60 Format	10-2
10-3	TU60 Capacity and Data Rate vs Block Length	10-3
10-4	TA8-E and TU60 Cabling	10-4
10-5	TA8-E Block Diagram	10-7
10-6	Contents of the Status A Register	10-8
10-7	Contents of the Status B Register	10-8
10-8	TA8-E Flow Diagram	10-10
10-9	Device Select and IOT Decoder Logic	10-16
10-10	Data Transfer Control Logic	10-17
10-11	Status A Register	10-18
10-12	Function Register	10-19
10-13	Start Logic	10-20
10-14	Read/Write Buffer Register	10-21
10-15	TA8-E Flags	10-22
10-16	Interrupt and Skip Logic	10-23
10-17	Output Data Multiplexer	10-24
10-18	IOT Decoder Output Signal	10-25
10-19	DEC 7442 IC	10-28
11-1	RK8-E Controller and RK05 Disk Drive System Block Diagram	11-1
11-2	Double Frequency Recording Method	11-4
11-3	Disk Format	11-5
11-4	Contents of Command Register	11-7
11-5	Disk Address Register	11-7
11-6	Contents of Status Register	11-8
11-7	Read and Write Flow Diagram	11-11
11-8	RK8-E Module Installation	11-14
11-9	RK8-E Block Diagram	11-53
11-10	Data Break Control	11-54
11-11	Data Buffer Register	11-56
11-12	CRC Register	11-57
11-13	Major States Register	11-59
11-14	Read/Write Delays and Counters	11-60
11-15	RK8-E Flow Diagrams	11-62
11-16	Maintenance Logic	11-73
11-17	MD Receivers and IOT Decoder	11-74
11-18	INITIALIZE, CLEAR ALL and Time Pulse 3 Logic	11-75
11-19	Interrupt and Skip Logic	11-76
11-20	Command Register	11-77
11-21	Status Register	11-79
11-22	Sector Address Comparator	11-81
11-23	Current Address Register	11-82
11-24	Single Cycle Data Break Control Logic	11-83
11-25	Data Buffer Register	11-86

ILLUSTRATIONS (Cont)

Figure No.	Title	Page
11-26	Data Buffer Register Control Logic	11-88
11-27	Output Data Multiplexer	11-90
11-28	Read/Write Logic	11-91
11-29	CRC and Surface Sector Register	11-93
11-30	CRC Computation Block Diagram	11-94
11-31	Disk Address Output Buffers	11-94
11-32	Major States Register	11-96
11-33	RK8-E Counters	11-98
11-34	DEC 74155 IC Illustration	11-110
11-35	DEC 74193 IC Illustration	11-112
11-36	DEC 7485 IC Illustration	11-114
11-37	DEC 74161 IC Illustration	11-116
12-1	VT8-E Display Monitor	12-1
12-2	VT8-E Module Installation	12-8
12-3	VT8-E Block Diagram	12-9
12-4	Extended Address and Sense Switch Data	12-14
12-5	Keyboard Data Format	12-15
12-6	Printer Data Format	12-16
12-7	Alphanumeric Display Data Format	12-17
12-8	VT8-E Functional Block Diagram	12-24
12-9	Printer/Keyboard Block Diagram	12-24
12-10	IOT Decoder Logic	12-26
12-11	Printer Receive Logic	12-27
12-12	Printer Receive Logic Timing	12-28
12-13	Keyboard Transmit Logic	12-29
12-14	Keyboard Transmit Logic Timing	12-30
12-15	Keyboard/Print Interrupt and Skip Logic	12-31
12-16	Display Logic Block Diagram	12-32
12-17	Video Presentation for the Letter F	12-33
12-18	Two Alphanumeric Characters Displayed on the CRT	12-34
12-19	Sweep and Sync Signals	12-35
12-20	Clock Pulse Generator	12-36
12-21	4-Bit Counter	12-36
12-22	VT8-E Timing Chain	12-37
12-23	Horizontal and Vertical Sync Circuits	12-38
12-24	Horizontal and Vertical Zone Flip-Flops	12-39
12-25	Alphanumeric and Graphic Line Timing	12-40
12-26	Starting Address Register Logic	12-41
12-27	Starting Address Register Control Logic	12-42
12-28	Data Break Control Logic	12-43
12-29	Data Break Counting for 32 Characters/Line	12-44
12-30	PRESET BRK Generation Graphic Mode	12-44
12-31	Data Break Control Logic	12-45
12-32	Data Break Halt, Line Feed/EOS Logic	12-46
12-33	Priority Logic	12-48
12-34	Line Buffer Register Logic	12-49
12-35	Line Buffer Register Control Logic	12-50
12-36	Line Buffer Register	12-51

ILLUSTRATIONS (Cont)

Figure No.	Title	Page
12-37	Line Buffer Timing for 32 Character Line	12-52
12-38	Line Buffer Timing for 64 Character Line	12-52
12-39	Line Buffer Timing	12-53
12-40	ROM Character Generation Logic	12-54
12-41	ROM Functional Logic Diagram	12-55
12-42	Alphanumeric Video Buffer	12-57
12-43	Character Timing for a 32 Character Line	12-58
12-44	Character Timing for a 64 Character Line	12-59
12-45	Graphic Video Buffer Control Logic	12-60
12-46	Graphic Word Timing	12-61
12-47	12-Bit Data Word Format	12-61
12-48	Display Control Logic	12-62
12-49	BBF and EBF Timing	12-62
12-50	Display Mode Logic	12-63
12-51	Maintenance IOT Logic	12-64
12-52	Display Interrupt and Skip Logic	12-65
2-53	Bell Logic	12-65
12-54	CRT Horizontal Oscillator Waveforms	12-67
12-55	CRT Vertical Oscillator Waveforms	12-68

TABLES

Table No.	Title	Page
1-1	LC8-E IOT Instruction List	1-5
1-2	LC8-E Recommended Spare Parts	1-10
2-1	PC8-E IOT Instructions	2-4
2-2	Cable/Connector Pin Assignments	2-21
2-3	PC8-E Recommended Spare Parts	2-21
3-1	XY8-E IOT Instruction List	3-3
3-2	List of Plotter Directions	3-8
3-3	Pin Assignments, Interconnecting Cable	3-11
3-4	XY8-E Recommended Spare Parts	3-11
4-1	LE8-E IOT Instruction List	4-5
4-2	LE8-E Recommended Spare Parts	4-8
5-1	Jumper Connections, M839 Module	5-3
5-2	Jumper Connections, M866 Module	5-4
5-3	DP8-E IOT Instruction List	5-5
5-4	Signal Level Terminology	5-41
5-5	EIA/Current Mode Electrical Specifications	5-41
5-6	Modem-Interface Cable Pin Information	5-43
5-7	M866-M839 Top-Connector Signals	5-44
5-8	Equivalent EIA and CCITT Circuit Designations	5-45
5-9	DP8-E Recommended Spare Parts	5-46
6-1	KG8-E IOT Instruction List	6-9
6-2	KG8-E Recommended Spare Parts	6-24
7-1	CM8-E/CR8-E Instruction List	7-4

TABLES (Cont)

Table No.	Title	Page
7-2	Translation, Hollerith Code — Alphanumeric Code	7-16
7-3	Translation, Hollerith Code — Compressed Code	7-17
7-4	Connector Pin Assignments, J1—J5, J1—J2	7-18
7-5	CR8-E/CM8-E Recommended Spare Parts	7-18
8-1	TD8-E Signal Interface	8-3
8-2	M960 Module Jumpers	8-4
8-3	Device Code Jumpers	8-5
8-4	TD8-E Signals and Signal Functions	8-10
8-5	C-Line Select Levels and Transfer Operations	8-18
8-6	Write Echo and Select Echo Signal and Voltage Levels	8-29
8-7	TD8-E Recommended Spare Parts	8-31
9-1	A Five-Character Record	9-6
9-2	CRCC In Register When Writing	9-6
9-3	TU10 Track Assignments for Data and Parity	9-7
9-4	TM8-E Module Power Requirements	9-9
9-5	M8321 Output Control Module Signals and Interface	9-11
9-6	TM8-E M8323 Transport Status Control Module Signals and Interface	9-12
9-7	TM8-E M8321 Output Control Module Top Connector Signals	9-13
9-8	TM8-E M8322 Control Module, Top Connector Signals	9-14
9-9	TM8-E M8327 Register Module, Top Connector Signals	9-15
9-10	TM8-E M8323 Transport Status and Control Module, Top Connector Signals	9-16
9-11	Command Register Contents and Function	9-23
9-12	Function Register Contents and Functions	9-28
9-13	Main Status Register Contents and Indications	9-32
9-14	Second Status Register Contents and Functions	9-33
9-15	TM8-E Signals and Signal Functions	9-35
9-16	C Line Select Levels for TM8-E Transfer Operations	9-63
9-17	Data Multiplexer Selection Levels	9-68
9-18	Read and Write Control Logic Signal Levels	9-92
9-19	TM8-E Spare Parts	9-96
10-1	Device Code Selection Jumper Installation	10-4
10-2	TA8-E Input and Output Signals	10-5
10-3	TA8-E Instructions	10-11
10-4	Contents of the Status A Register	10-12
10-5	Contents of the Status B Register	10-13
10-6	C Line Select Levels for Transfers to the AC	10-15
10-7	TA8-E Spare Parts	10-27
11-1	RK05 Disk Drive Specifications	11-3
11-2	Major States	11-9
11-3	Device Select Jumper Installation	11-14
11-4	RK8E Priority Selection	11-14
11-5	RK8-E—RK05 Interface Cable (P2)	11-15
11-6	RK8-E—RK05 Interface Cable (P1)	11-17
11-7	M7104 Top Connector Signal List	11-19
11-8	M7105 to M7104 Top Connector Signal List	11-23
11-9	M7105 to M7106 Top Connector Signal List	11-26
11-10	M7106 Top Connector Signal List	11-30
11-11	Clear Operations Using the DCLR Instruction	11-34

TABLES (Cont)

Table No.	Title	Page
11-12	Contents of Status Register	11-36
11-13	Command Functions	11-39
11-14	Maintenance Functions	11-41
11-15	C-Line Select Levels and Transfer Operations	11-75
11-16	RK8-E Spare Parts	11-108
12-1	AC Power Cable	12-4
12-2	Device Code Select Jumper Installation	12-6
12-3	Priority Jumper Installation	12-7
12-4	Switches and Controls	12-18
12-5	VT8-E Transmit Codes — Full ASCII Operation	12-19
12-6	VT8-E Transmit Codes — Half ASCII Operation (switch in position 2)	12-20
12-7	VT8-E Receiving Codes	12-21
12-8	Character H, EVEN ROM Data Bits	12-55
12-9	Character H, XTRA ROM Data Bits	12-56
12-10	Equipment Required	12-69
A-1	ROM Pattern Table (EVEN ROM)	A-1
A-2	ROM Pattern Table (ODD ROM)	A-5
A-3	ROM Pattern Table (XTRA ROM)	A-9

PREFACE

This manual, the third in a series of three, describes peripheral controller options of the PDP-8/E, PDP-8/F, and PDP-8/M.

The content of this manual includes installation procedures, theory of operation, and maintenance procedures for the options described. It is assumed that the reader is thoroughly familiar with Volume 1 of this series, and with the applicable sections of the *1972 PDP-8/E & PDP-8/M Small Computer Handbook*.

