

## IDENTIFICATION

Product Code: Maindec 08-D4AØ - D

Product Name: PDP-8, 8/I Memory Parity Checkerboard

Date Created: May 14, 1968

Maintainer: Diagnostics Group



1. Abstract

The PDP-8, 8I Memory Parity Checkerboard diagnostics tests the parity bit plane for core failure on half-selected lines under worst case conditions. Its use is intended for basic 4K memory systems.

2. Requirements

2.1 Equipment

A standard PDP-8 or 8/I equipped with a parity memory stack and associated parity control logic.

2.2 Storage

There are two versions of this Maindec. The Low End program occupies locations 0005 to 0146 octal, and tests memory from 147 to 7700 octal.

The High End program occupies locations 7430 to 7571 octal, and tests memory from 100 to 7400 octal.

2.3 Preliminary Programs

The RIM loader must be in locations 7756 to 7776 octal.

3. Loading Procedure

3.1 Method

Load the program with the RIM loader.

- a. Turn off the teletype reader.
- b. Set the SWITCH REGISTER to 7756.
- c. Press LOAD ADDRESS, and then START.
- d. Place the program tape in the reader and turn on the reader.
- e. When the program has been loaded, stop the computer, turn off the reader, and remove the tape.

4. Starting Procedure

4.1 Starting Addresses

0005 Low End Checkerboard  
7430 High End Checkerboard

4.2 Control Switch Settings

One of the four possible patterns that can be written in memory is obtainable by each of the following SR settings:

- 0100 (This setting is used for the standard PDP-8 core unit.)
- 0101 (This setting is used for the standard PDP-8/I core unit.)
- 0000 (These are for special core units from other suppliers.)
- 0001

4.3 Operator Action

With the program in memory, set the SWITCH REGISTER to the starting address, 0005 for Low End or 7430 for High End.

Press LOAD ADDRESS.

Set the SWITCH REGISTER to one of the four settings given in section 4.2 to obtain the correct pattern. For most PDP-8's this will be 0100. For most PDP-8/I's, the setting will be 0101.

Press START.

The program will run until an error is detected, or stopped by the operator.

5. Operating Procedure

5.1 Operational Switch Settings

See section 4.2.

5.2 Subroutine Abstracts

The PDP-8 uses even parity (the 13 bit word always contains an even number of binary ones). The PDP-8/I uses odd parity (the 13 bit word always contains an odd number of binary ones).

The checkerboard patterns are written into the parity bit plane by writing a word containing an odd or even number of bits (a word of all Ø's is considered as even), into the memory stack. With the PDP-8/I, for example, a one is written into the parity plane by writing a word of all Ø's. To write a Ø, a word equal to 0001 octal is written. The inverse is applied for a PDP-8.

After a pattern is written, error checking begins by reading a location and issuing an SNPE IOT (6101). If no skip occurs the program assumes a parity error is present. If a skip occurs, the contents are complemented, written back into the same location, and rechecked for parity error.

The original contents are returned to the location, and the next sequential location is then checked.

After all of memory is tested, the program then writes the complement of the pattern and proceeds to check as before.

5.3      Operator Action

See section 4.3.

6.      Errors

An error halt will result anytime that the SNPE IOT does not skip.

6.1 Error Halts and Description

Two halts are provided for each error, and are described below. Two addresses are given for each halt; the first is for the Low End Test, and the second for the High End Test.

<u>C(MA)</u>	<u>Tag</u>	<u>Description</u>
0121 7544	E1	A memory parity error. The AC displays the contents of the location last read when the parity error occurred.
0124 7547	E1A	The AC displays the address read when the parity error occurred.

6.2 Error Recovery

<u>Tag</u>	<u>Operator Action</u>
E1	Press CONTINUE to reach the next halt.
E1A	Press CONTINUE to clear the parity error, and resume testing with the next sequential memory location.

7. Restrictions

7.1 Starting Restrictions

None

7.2 Operating Restrictions

All diagnostics, including Basic Memory Checkerboard, for a basic PDP-8 or 8/I must have been previously run without error.

8. Miscellaneous

8.1 Execution Time

The time to write and test any pattern and its complement is approximately three (3) seconds.

9. Program Description

The resultant checkerboard patterns written into the parity bit plane are the same as those generated by the Basic Memory Checkerboard test. For a detailed description, including diagrams of the patterns, refer to the Basic Memory Checkerboard write-up (Maindec-08-D1J0-D).

10. Listing



## /PDP8-A/1 PARITY CHECKERBOARD (LOW)

```

3201          /           *1           /           LOW END TEST
              /           SMP=6101
              /           CMP=6104
              /
              6101          5301          JMP   *
              6134          6202          6202
              6134          6203          6203
              6134          2000          2000
              6134          2004          2004
              6134          0505          7121          CLL CML IAC
              6134          0706          3142          DCA COM
              6134          0907          6104          CMP
              6134          0910          1145          TAD JMP1
              6134          0911          3045          DCA STD-2
              6134          0912          7604          LAS
              6134          0913          1144          TAD MUD
              6134          0914          3137          DCA PAT
              6134          0915          1144          TAD MUD
              6134          0916          3141          DCA SA
              6134          0917          2142          ISZ COM
              6134          0920          1142          TAD COM
              6134          0921          8134          AND DOT
              6134          0922          7648          SZA CLA
              6134          0923          1133          TAD NOT
              6134          0924          1130          TAD NOT
              6134          0925          3234          DCA Y
              6134          0926          1132          TAD POT
              6134          0927          1141          TAD SA
              6134          0930          7650          SNA CLA
              6134          0931          5010          JMP SVX-2
              6134          0932          1137          TAD PAT
              6134          0933          0131          AND ROT
              6134          0934          0022          TAD NOT
              6134          0935          1133          TAD NOT
              6134          0936          1134          DCA X
              6134          0937          3342          TAD PAT
              6134          0940          1137          AND NOT
              6134          0941          0134          TAD NOT
              6134          0942          2120          X, ?
              6134          0943          7621          IAC
              6134          0944          7422          SNL
              6134          0945          5256          DOALL
              6134          0946          3541          DCA I SA
              6134          0947          2141          /STORE PATTERN AND RECOMPLEMENT
              6134          0947          2141          /WORD WHEN CHECKING
              6134          0947          2141          ISZ SA
              6134          0947          2141          ISZ SA

```

4/25/68 19:53,56

PAGE 1-1

2151 1141  
2152 0135  
2153 7650  
2154 5726  
2155 5040

TAD SA  
AND BOT /77  
SNA CLA  
JMP STC  
JMP X-2

1141

/READ AND COMPLEMENT 15 TIMES BEFORE TEST.

2156	3143	DJALL,	DCA WRD	/SAVE DATA
2157	1136	TAD 117		/LOOP COUNTER
2158	3140	DCA LOOP		/END OF PROGRAM+1
2159	1144	TAD MUD		/ADDRESS COUNTER
2160	3141	DCA SA		/READ
2161	1541	TAD 1 SA		/COMPLEMENT
2162	3142	TAD ROT		/WRITE BACK
2163	1131	DCA 1 SA		/64 DECIMAL
2164	3541	TAD POT		
2165	1132	TAD SA		
2166	1141	SNA CLA		
2167	7652	JMP *+3		
2168	7772	1SA SA		/INCREMENT ADDRESS
2169	5074	JMP LALL		/LOOP
2170	2141			
2171	5A63			
2172				
2173				
2174	2142	ISZ LOOP		/15 TIMES WHEN SKIP
2175	5061	JMP LALL-2		/LOOP
2176	1146	TAD JMP2		/JMP2=JMP CCK
2177	3045	DCA STD-2		
2178	1144	TAD MUD		
2179	3141	DCA SA		
2180	1143	TAD WRD		

```

CCK*,      UCA WRD          /CHECK PATTERN
          TAD I SA
          SMP   CC3          /SKIP ON NO PARITY ERROR
          JMP   ROT           /ERROR
          TAD   ROT           /COMPLEMENT PARITY BIT
          DCA I SA           /COMPLEMENT THE WORD
          TAD I SA           /IN CORE
          SMP   CC3          /SKIP ON NO PARITY ERROR
          JMP   CC3
          CLA

          TAD WRD
          CLL
          JMP STD-1          /ERROR: AC CONTAINS INCORRECT WORD.

CC2,      TAD I SA          /AC CONTAINS ADDRESS OF
          E1,   HLT           /REGISTER IN ERROR
          GLA
          TAD SA
          HLT
          CLA CLL
          CMP
          CLR ERROR

CC3,      TAD I SA          /AC CONTAINS ADDRESS OF
          E1,   HLT           /REGISTER IN ERROR
          GLA
          TAD SA
          HLT
          CLA CLL
          CMP
          CLR ERROR

CC4,      JMP CC2
          HOT,  7640          /CONSTANTS
          ROT,  200
          PGT,  100
          NOT,  10
          DOT,  2
          ROT,  17
          M17,  1762
          PAT,  A
          LOOP,
          SA,   C
          CCN,  C
          WRD,  C
          MUD,  C+3
          JWP1, JWP DUAL
          JWP2, JWP CCX
          b

```

## SYMBOL TABLE

ROT	0175
CCX	0173
CC2	0175
CC3	0122
CC4	0127
CMD	6114
COM	0142
DOALI	0156
DOT	0134
E1	0121
E1A	0124
HOT	0132
JMP1	0145
JMP2	0146
LALL	0263
LOOP	0142
MUD	0144
M17	0136
NOT	0133
PAT	0137
POT	0132
ROT	0131
SA	0141
SMP	K171
STR	0217
STC	0226
STN	0247
STX	0212
WRD	0143
X	0242
Y	0134

## SYMBOL TABLE

STX	612
STH	617
STC	626
Y	634
X	642
STD	647
DOALL	656
LALL	663
CCK	673
CC2	615
CC3	6120
E1	6121
E1A	6124
CC4	6127
HOT	6130
ROT	6131
POT	6132
NOT	6133
DOT	6134
BOT	6135
M17	6136
PAT	6137
LOOP	6140
SA	6141
CUM	6142
WRD	6143
MUD	6144
JMP1	6145
JMP2	6146
SMP	6147
CMP	6148

/PDP-8 PARITY CHECKERBOARD (HIGH)  
 /MAINDEC 802: PDP-8 CHECKERBOARD

/

0001  
5021  
0002  
0003  
0003

7430

/

SMP=6101  
CMP=6104

/

/HIGH END TEST

7430 7121  
7431 3363  
7432 6104  
7433 1370  
7434 3270

STX,

7435 7604  
7436 1353  
7437 3364  
7440 1353  
7441 3365

STX,

7442 2363  
7443 1363  
7444 0361  
7445 7640  
7446 1360  
7447 1357  
7450 3257

STC,

7451 1356  
7452 1365  
7453 7657  
7454 5233  
7455 1364  
7456 0355

Y,

7457 0000  
7460 1360  
7461 1357  
7462 3265  
7463 1364  
7464 0361

X,

7465 0000  
7466 7201  
7467 7420  
7470 5301  
7471 3705

IAC  
SNL  
JMP DOALL  
JCA 1 SNA

/HIGH END TEST

/

\*7430

CLL CML IAC  
DCA COM  
CMP  
TAD JMP1  
DCA STD-2

LAS  
TAD K100  
DCA PAT  
TAD K100  
DCA SA

ISZ COM  
TAD COM  
AND DOT  
SZA CLA  
TAD NOT  
TAD HUT  
DCA Y

TAD SOT  
TAU SA  
SNA CLA  
JMP STX-2  
TAD PAT  
AND ROT

/400  
/TEST FORFINAL ADDRESS

2  
TAD NOT  
TAD HOT  
JCA X  
TAD PAT  
AND DOT

/100 LINE PRESETS  
/X LINE TO SNA OR SZA

STD, ISZ SA /WORD WHEN CHECKING  
2365 ISZ PAT  
2364 TAD SA  
1365 AND BOT  
1364 SNA CLA  
2354 JMP STC  
7650 JMP X=2  
7651  
5251  
5263

/77

```

    / READ AND COMPLEMENT 15 TIMES BEFORE TEST.
    / D0ALL, DCA WRD      /SAVE DATA
      TAD M17          /LOOP COUNTER
      DCA LOOP
      TAD K100          /ADDRESS COUNTER
      DCA SA           /READ
      TAD I SA          /WRITE BACK
      TAD ROT
      DCA I SA
      TAD SOT
      TAD SA
      SNA CLA
      JMP *+3
      ISZ SA           /ADDRESS=7700 IF NO SKIP
      JMP LALL          /INCREMENT ADDRESS
      /LOOP

      ISZ LOOP          /15 TIMES WHEN SKIP
      JMP LALL-2
      TAD JMP2
      DCA STD-2
      TAD K100
      DCA SA
      TAD WRD

      /CHECK PATTERN
      DCA WRD
      TAD I SA          /SKIP ON NO PARITY ERROR
      SMP
      JMP CC3          /ERROR
      /COMPLEMENT PARITY BIT
      TAD ROT
      DCA I SA
      TAD I SA          /IN CORE
      SMP
      /SKIP ON NO PARITY ERROR
      JMP CC3          /ERROR
      CLA
      TAD WRD
      CLL
      JMP STD-1

      CC3,             /ERROR AC CONTAINS
      E1,              /INFORMATION IN ERROR
      HLT
      CLA
      VAD SA
      HLT
      CLA CLL
      CMP
      JMP CC2          /AC CONTAINS ADDRESS OF
      /REGISTER IN ERROR
      /CLEAR ERROR
      CC4,
      JMP CC2

```

3356  
 7521 1362  
 7502 3367  
 7503 1353  
 7504 3365  
 7505 1765  
 7506 1355  
 7507 3765  
 7510 1356  
 7511 1365  
 7512 1365  
 7513 7650  
 7514 5317  
 7515 2365  
 7516 5316

7517 2367  
 7520 5314  
 7521 1371  
 7522 3270  
 7523 1353  
 7524 3365  
 7525 1366

7526 3366  
 7527 1765  
 7530 6101  
 7531 5343  
 7532 1355  
 7533 3765  
 7534 1765  
 7535 6101  
 7536 5343  
 7537 7200  
 7540 1366  
 7541 7100  
 7542 5271  
 7543 1765  
 7544 7422  
 7545 7200  
 7546 1365  
 7547 7402  
 7551 7300  
 7551 6104  
 7552 5342

K120,  
100  
80T,  
77  
ROT,  
200  
SDT,  
400  
HOT,  
7640  
NOT,  
10  
DOT,  
2  
M17,  
7760  
COM,  
C  
PAT,  
C  
SA,  
C  
WRD,  
C  
LOOP,  
C  
JMP1,  
JMP2,  
DOALL  
CCK  
\$

7553 0120  
7554 0277  
7555 0222  
7556 0400  
7557 7644  
7560 0010  
7561 0042  
7562 7760  
7563 0030  
7564 0000  
7565 0402  
7566 0020  
7567 0700  
7570 5301  
7571 5326

THESE ARE NO ERRORS

## SYMBOL TABLE

BOT	7554
CCK	7526
CC2	7546
CC3	7543
CC4	7552
CMP	61^4
COM	7563
DOALI	7571
DOT	7561
E1	7544
E1A	7547
H0T	7557
MP1	7570
MP2	7571
K100	7553
LALL	7526
LOOP	7567
M17	7562
NOT	7560
PAT	7564
ROT	7555
SA	7565
SMP	6101
SOT	7556
STR	7442
STC	7451
STD	7472
STX	7435
WRD	7566
X	7465
Y	7457

## SYMBOL TABLE

SMP	6171
CXP	6174
STX	7435
STR	7442
STC	7451
Y	7457
X	7465
STD	7472
DUALL	7501
LALL	7506
CCK	7526
CC2	7542
CC3	7543
E1	7544
E1A	7547
CC4	7552
K100	7553
ROT	7554
ROT	7555
SOT	7556
HOT	7557
NOT	7560
DOT	7561
M17	7562
COW	7563
PAT	7564
SA	7565
WRN	7566
Longp	7567
JMP1	7570
JMP2	7571