

## IDENTIFICATION

Product Code: Maindec 08-D4AØ - D

Product Name: PDP-8, 8/I Memory Parity Checkerboard

Date Created: May 14, 1968

Maintainer: Diagnostics Group



1. Abstract

The PDP-8, 8I Memory Parity Checkerboard diagnostics tests the parity bit plane for core failure on half-selected lines under worst case conditions. Its use is intended for basic 4K memory systems.

2. Requirements

2.1 Equipment

A standard PDP-8 or 8/I equipped with a parity memory stack and associated parity control logic.

2.2 Storage

There are two versions of this Maindec. The Low End program occupies locations 0005 to 0146 octal, and tests memory from 147 to 7700 octal.

The High End program occupies locations 7430 to 7571 octal, and tests memory from 100 to 7400 octal.

2.3 Preliminary Programs

The RIM loader must be in locations 7756 to 7776 octal.

3. Loading Procedure

3.1 Method

Load the program with the RIM loader.

- a. Turn off the teletype reader.
- b. Set the SWITCH REGISTER to 7756.
- c. Press LOAD ADDRESS, and then START.
- d. Place the program tape in the reader and turn on the reader.
- e. When the program has been loaded, stop the computer, turn off the reader, and remove the tape.

4. Starting Procedure

4.1 Starting Addresses

0005 Low End Checkerboard  
7430 High End Checkerboard

## 4.2 Control Switch Settings

One of the four possible patterns that can be written in memory is obtainable by each of the following SR settings:

0100 (This setting is used for the standard PDP-8 core unit.)

0101 (This setting is used for the standard PDP-8/I core unit.)

0000 (These are for special core units from other suppliers.)  
0001

## 4.3 Operator Action

With the program in memory, set the SWITCH REGISTER to the starting address, 0005 for Low End or 7430 for High End.

Press LOAD ADDRESS.

Set the SWITCH REGISTER to one of the four settings given in section 4.2 to obtain the correct pattern. For most PDP-8's this will be 0100. For most PDP-8/I's, the setting will be 0101.

Press START.

The program will run until an error is detected, or stopped by the operator.

## 5. Operating Procedure

### 5.1 Operational Switch Settings

See section 4.2.

### 5.2 Subroutine Abstracts

The PDP-8 uses even parity (the 13 bit word always contains an even number of binary ones). The PDP-8/I uses odd parity (the 13 bit word always contains an odd number of binary ones).

The checkerboard patterns are written into the parity bit plane by writing a word containing an odd or even number of bits (a word of all 0's is considered as even), into the memory stack. With the PDP-8/I, for example, a one is written into the parity plane by writing a word of all 0's. To write a 0, a word equal to 0001 octal is written. The inverse is applied for a PDP-8.

After a pattern is written, error checking begins by reading a location and issuing an SNPE IOT (6101). If no skip occurs the program assumes a parity error is present. If a skip occurs, the contents are complemented, written back into the same location, and rechecked for parity error.

The original contents are returned to the location, and the next sequential location is then checked.

After all of memory is tested, the program then writes the complement of the pattern and proceeds to check as before.

### 5.3 Operator Action

See section 4.3.

### 6. Errors

An error halt will result anytime that the SNPE IOT does not skip.

## 6.1 Error Halts and Description

Two halts are provided for each error, and are described below. Two addresses are given for each halt; the first is for the Low End Test, and the second for the High End Test.

<u>C(MA)</u>	<u>Tag</u>	<u>Description</u>
0121 7544	E1	A memory parity error. The AC displays the contents of the location last read when the parity error occurred.
0124 7547	E1A	The AC displays the address read when the parity error occurred.

## 6.2 Error Recovery

<u>Tag</u>	<u>Operator Action</u>
E1	Press CONTINUE to reach the next halt.
E1A	Press CONTINUE to clear the parity error, and resume testing with the next sequential memory location.

## 7. Restrictions

### 7.1 Starting Restrictions

None

### 7.2 Operating Restrictions

All diagnostics, including Basic Memory Checkerboard, for a basic PDP-8 or 8/I must have been previously run without error.

## 8. Miscellaneous

### 8.1 Execution Time

The time to write and test any pattern and its complement is approximately three (3) seconds.

## 9. Program Description

The resultant checkerboard patterns written into the parity bit plane are the same as those generated by the Basic Memory Checkerboard test. For a detailed description, including diagrams of the patterns, refer to the Basic Memory Checkerboard write-up (Maindec-08-D1J0-D).

10. Listing





## /D0P8-8/1 PARITY CHECKERBOARD (LOW)

0001	/				
6101	*1	/LOW END TEST			
6104	/				
	SMP=6101				
	MP=6104				
5001	JMP .				
0002	0022				
0003	0003				
0004	0				
0005	CLL CML IAC				
0006	DCA COM				
0007	CMP				
0010	TAD JMP1				
0011	DCA STD-2				
0012	STX,				
0013	LAS				
0014	TAD MUD				
0015	DCA PAT				
0016	TAD MUD				
0017	DCA SA				
0020	ISZ COM			/2	
0021	TAD COM				
0022	AND DOT				
0023	SZA CLA			/10	
0024	TAD NOT				
0025	TAD NOT			/COMPLEMENT THE PATTERN	
0026	DCA Y				
0027	TAD POT			/100	
0030	TAD SA			/TEST FOR FINAL ADDRESS	
0031	SNA CLA				
0032	JMP SVX-2				
0033	TAD PAT			/200	
0034	AND ROT				
0035	Y,				
0036	TAD NOT			/Y LINE PRESETS X LINE	
0037	TAD NOT			/TO SNA OR SZA	
0040	DCA X				
0041	TAD PAT			/2	
0042	AND DOT				
0043	X,				
0044	IAC				
0045	SNL				
0046	JMP DOALL				
0047	DCA I SA			/STORE PATTERN AND RECOMPLEMENT	
2141	STO,			/WORD WHEN CHECKING	
	ISZ SA				

4/25/68 19:53,56

0751 1141  
0752 0135  
0753 7650  
0754 5026  
0755 5040

TAD SA  
AND BOT  
SNA CLA  
JMP STC  
JMP X-2

/77

```

00156 3143
00157 1136
00160 3140
00161 1144
00162 3141
00163 1541
00164 1131
00165 3541
00166 1132
00167 1141
00170 7650
00171 5074
00172 2141
00173 5063

00174 2140
00175 5061
00176 1146
00177 3045
0100 1144
0101 3141
0102 1143

/READ AND COMPLEMENT 15 TIMES BEFORE TEST.
/
DUAL, DCA WRD
TAD 417
DCA LOOP
TAD MUD
DCA SA
LALL, TAD I SA
TAD ROT
DCA I SA
TAD POT
TAD SA
SNA CLA
JMP +3
ISZ SA
JMP LALL

ISZ LOOP
JMP LALL-2
TAD JMP2
DCA STD-2
TAD MUD
DCA SA
TAD WRD

/SAVE DATA
/LOOP COUNTER
/END OF PROGRAM+1
/ADDRESS COUNTER
/READ
/COMPLEMENT
/WRITE BACK
/64 DECIMAL
/ADDRESS=7700 IF NO SKIP
/INCREMENT ADDRESS
/LOOP
/15 TIMES WHEN SKIP
/LOOP
/JMP2=JMP CCK

```

2133	3143	CCX,	DCA WRD	/CHECK PATTERN
2134	1541		TAD I SA	
2135	6131		SMP	/SKIP ON NO PARITY ERROR
2136	5120		JMP CC3	/ERROR
2137	1131		TAD ROT	/COMPLEMENT PARITY BIT
2138	3541		DCA I SA	/COMPLEMENT THE WORD
2139	1541		TAD I SA	/IN CORE
2140	6131		SMP	/SKIP ON NO PARITY ERROR
2141	5120		JMP CC3	
2142	7202		CLA	
2143	1143	CC2,	TAD WRD	
2144	7100		CLL	
2145	5046		JMP STD-1	
2146	1541	CC3,	TAD I SA	/ERROR: AC CONTAINS INCORRECT WORD.
2147	7402	E1,	HLT	
2148	7202		CLA	
2149	1141		TAD SA	/AC CONTAINS ADDRESS OF
2150	7402	E1A,	HLT	/REGISTER IN ERROR
2151	7302		CLA CLL	
2152	6104		CMP	/CLEAR ERROR
2153	5115	CC4,	JMP CC2	
2154	7640		7640	/CONSTANTS
2155	0202	ROT,	200	
2156	0102	ROT,	100	
2157	0010	ROT,	10	
2158	0002	ROT,	2	
2159	0077	ROT,	77	
2160	7760	W17,	7760	
2161	0000	PAT,	0	/VARIABLES
2162	0002	LOOP,	0	
2163	0020	SA,	0	
2164	0000	CON,	0	
2165	0000	WRD,	0	
2166	0147	WUD,	0	
2167	5056	JMP1,	JMP 00ALL	
2168	5103	JMP2,	JMP CCX	

b

THERE ARE NO ERRORS

# SYMBOL TABLE

ROT	0135
CCX	0133
CC2	0115
CC3	0128
CC4	0127
CMR	0114
COM	0142
DBALL	0256
DOT	0134
E1	0121
E1A	0124
HOT	0132
JMP1	0145
JMP2	0146
LALL	0263
LOOP	0140
MUD	0144
M17	0136
NOT	0133
PAT	0137
POT	0132
ROT	0131
SA	0141
SMP	0121
STR	0217
STC	0226
SIN	0247
SIX	0212
WRD	0143
X	0242
Y	0134

SYMBOL TABLE

STX	0112
STW	0117
STC	0026
Y	0034
X	0042
STD	0047
DOALL	0056
LALL	0063
CKK	0123
CC2	0115
CC3	0120
E1	0121
E1A	0124
CC4	0127
HOT	0130
ROT	0131
POT	0132
NOT	0133
DOT	0134
ROT	0135
M17	0136
PAT	0137
LOOP	0140
SA	0141
COM	0142
WRD	0143
MUD	0144
JMP1	0145
JMP2	0146
SMP	0101
CMP	0134

/PDP-8 PARITY CHECKERBOARD (HIGH)  
/MAINDEC 802: PDP-8 CHECKERBOARD  
/

0001  
0001 5001  
0002 0002  
0003 0003

\*1  
JMP ,  
0002  
0003

7430

\*7430

6101  
6104

/  
SMP=6101  
CMP=6104  
/

7430 7121  
7431 3363  
7432 6104  
7433 1370  
7434 3270

CLL CML IAC /HIGH END TEST  
DCA COM  
CMP  
TAD JMP1  
DCA STD-2

7435 7604  
7436 1353  
7437 3364  
7440 1353  
7441 3365

STX,

LAS  
TAD K100  
DCA PAT  
TAD K100  
DCA SA

7442 2363  
7443 1363  
7444 0361  
7445 7640  
7446 1360  
7447 1357  
7450 3257

STR,

ISZ COM  
TAD COM  
AND DOT  
SZA CLA  
TAD NOT  
TAD HUT  
DCA Y  
/2  
/10  
/COMPLEMENT THE PATTERN

7451 1356  
7452 1365  
7453 7650  
7454 5233  
7455 1364  
7456 0355

STC,

TAD SOT  
TAD SA  
SNA CLA  
JMP STX-2  
TAD PAT  
AND ROT  
/400  
/TEST FORFINAL ADDRESS  
/200

7457 0000  
7460 1360  
7461 1357  
7462 3265  
7463 1364  
7464 0361

Y,

2  
TAD NOT  
TAD HUT  
DCA X  
TAD PAT  
AND DOT  
/10-Y LINE PRESETS  
/X LINE TO SNA OR SZA

7465 0000  
7466 7001  
7467 7420  
7470 5301  
7471 3765

X,

0  
IAC  
SNL  
JMP DOALL  
DCA I SA  
/STORE PATTERN AND THE COMPLEMENT

ISZ SA  
ISZ PAT  
TAD SA  
AND BOT  
SNA CLA  
JMP STC  
JMP X=2

STD,

7472 2365  
7473 2364  
7474 1365  
7475 2354  
7476 7650  
7477 5251  
7500 5263

/WORD WHEN CHECKING

/77





7553 0100  
7554 0077  
7555 0200  
7556 0400  
7557 7640  
7560 0010  
7561 0002  
7562 7760  
7563 0000  
7564 0000  
7565 0000  
7566 0000  
7567 0000  
7570 5301  
7571 5326

K100,  
BOT,  
ROT,  
SOT,  
HOT,  
NOT,  
DOT,  
M17,  
COM,  
PAT,  
SA,  
WRD,  
LOOP,  
JMP1,  
JMP2,  
\$

100  
77  
200  
400  
7640  
10  
2  
7760  
0  
0  
0  
0  
0  
JMP DOALL  
JMP CCK

/VARIABLES

THERE ARE NO ERRORS

## SYMBOL TABLE

ROT	7554
CCK	7526
CC2	7540
CC3	7543
CC4	7552
CMP	6104
COM	7563
DOALI	7501
DOT	7561
E1	7544
E1A	7547
H0T	7557
JMP1	7570
JMP2	7571
K100	7553
LALL	7506
LOOP	7567
M17	7562
NOT	7560
PAT	7564
ROT	7555
SA	7565
SMP	6101
SOT	7556
STR	7442
STC	7451
STD	7472
STX	7435
WRD	7566
X	7465
Y	7457

SYMBOL TABLE

SMP	6121
CMP	6124
STX	7435
STR	7442
STC	7451
Y	7457
X	7465
STD	7472
DALL	7501
LALL	7506
CCK	7526
CC2	7540
CC3	7543
E1	7544
E1A	7547
CC4	7552
K100	7553
ROT	7554
ROT	7555
SOT	7556
HOT	7557
NOT	7560
DOT	7561
M17	7562
COM	7563
PAT	7564
SA	7565
WRD	7566
LOOP	7567
JMP1	7570
JMP2	7571