

pdp14
MAINTENANCE MANUAL
VOLUME II

1st Printing March 1970

Copyright © 1970 by Digital Equipment Corporation

The material in this manual is for information purposes and is subject to change without notice.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC	PDP
FLIP CHIP	FOCAL
DIGITAL	COMPUTER LAB


CONTENTS

Figure Number	Title	Drawing Number	Revision	Page
II-1	PDP-14 Control Block Schematic (Sheet 1)	D-BS-PDP14-0-3	A	2
II-2	PDP-14 Control Block Schematic (Sheet 2)	D-BS-PDP14-0-3	A	3
II-3	PDP-14 Switch & Power Control M742 Component Locations	14-0061		4
II-4	PDP-14 Switch & Power Control M742 Circuit Schematic	C-CS-M742-0-1		5
II-5	Instruction Decoder and Register Control M740 Component Locations	14-0043		6
II-6	Instruction Decoder and Register Control M740 Circuit Schematic	D-CS-M740-0-1		7
II-7	PDP-14 Major States & Timing M741 Component Locations	14-0042		8
II-8	PDP-14 Major States & Timing M741 Circuit Schematic	D-CS-M741-0-1	A	9
II-9	Compare Control Block Schematic	D-BS-PDP14-0-2		11
II-10	Register Compare Circuit M744 Component Locations	14-0062		12
II-11	Register Compare Circuit M744 Circuit Schematic	C-CS-M744-0-1		13
II-12	Major Registers (Bits 0-5) Block Schematic	D-BS-PDP14-0-4		14
II-13	Major Registers (Bits 6-11) Block Schematic	D-BS-PDP14-0-4		15
II-14	Registers (Bits 0-5) Block Schematic	D-BS-DA14-I/L-3		16
II-15	Registers (Bits 6-11) Block Schematic	D-BS-DA14-I/L-3		17
II-16	Bus Register M746 Component Locations	14-0073		18
II-17	Bus Register M746 Circuit Schematic	C-CS-M746-0-1		19
II-18	Incrementing Bus Register M747 Component Locations	14-0074		20
II-19	Incrementing Bus Register M747 Circuit Schematic	C-CS-M747-0-1		21
II-20	Memory (1K) First Memory (MR14) Installed Block Schematic	D-BS-MR14-0-2		22
II-21	Memory (1K) Second Memory (MR14) Option Installed Block Schematic	D-BS-MR14-0-2		23
II-22	Memory (1K) Third Memory (MR14) Option Installed Block Schematic	D-BS-MR14-0-2		24
II-23	Memory (1K) Fourth Memory (MR14) Option Installed Block Schematic	D-BS-MR14-0-2		25
II-24	ROM Braid Board G922 Circuit Schematic	C-CS-G922-0-1		27
II-25	ROM Sense Amplifier G923 Component Locations	14-0040		28
II-26	ROM Sense Amplifier G923 Circuit Schematic	D-CS-G923-0-1		29
II-27	ROM Selection G924 Component Locations	14-0041		30
II-28	ROM Selection G924 Circuit Schematic	D-CS-G924-0-1		31
II-29	PDP-8/I Interface to PDP-14 Block Schematic	D-BS-DA14-I-1	A	32
II-30	PDP-8/L Interface to PDP-14 Block Schematic	D-BS-DA14-L-2	A	33
II-31	Device Code Select Jumper Board Component Locations	14-0069		34
II-32	Device Code Select Jumper Board Circuit Schematic	B-CS-M921-0-1		35

CONTENTS (Cont)

Figure Number	Title	Drawing Number	Revision	Page
II-33	Dot NOR Gates M106 Component Locations	14-0067		36
II-34	Dot NOR Gates M106 Circuit Schematic	C-CS-M106-0-1		37
II-35	PDP-14 to PDP-8/L, 8/I Interface M745 Component Locations	14-0065		38
II-36	PDP-14 to PDP-8/L, 8/I Interface M745 Circuit Schematic	D-CS-M745-0-1		39
II-37	Input Interface Box Block Schematic	D-BS-BX14-DA-1	A	41
II-38	AC Inputs K578 Component Locations	14-0066		42
II-39	AC Inputs K578 Circuit Schematic	C-CS-K578-0-1		43
II-40	Output Interface Box Block Schematic	D-BS-BY14-DA-1	A	45
II-41	Isolated AC Switch K614 Component Locations	14-0081		46
II-42	Isolated AC Switch K614 Circuit Schematic	C-CS-K614-0-1	E	47
II-43	Accessory Interface Box (BA14) Block Schematic	D-BS-BA14-0-1		49
II-44	Two Timers K302 Component Locations	14-0063		50
II-45	Two Timers K302 Circuit Schematic	C-CS-K302-0-1		51
II-46	Retentive Memory K272 Component Locations	14-0072		52
II-47	Retentive Memory K272 Circuit Schematic	B-CS-K272-0-1	A	53
II-48	Storage Interface Box Block Schematic	D-BS-BF14-F-1	A	54
II-49	Half Storage Interface Box Block Schematic	D-BS-BF14-H-1	A	55
II-50	Flip-Flop K207 Component Locations	14-0070		56
II-51	Flip-Flop K207 Circuit Schematic	C-CS-K207-0-1	B	57
II-52	Binary to Octal Decoder K161 Component Locations	14-0071		58
II-53	Binary to Octal Decoder K161 Circuit Schematic	C-CS-K161-0-1	B	59
II-54	Inverters K135 Component Locations	14-0068		60
II-55	Inverters K135 Circuit Schematic	B-CS-K135-0-1		61
II-56	Interface Box Control (Input & Sample Return) Block Schematic	D-BS-PDP14-0-5	B	62
II-57	Interface Box Control (O, S, & A Box Control) Block Schematic	D-BS-PDP14-0-5	B	63
II-58	K Interface Control M743 Component Locations	14-0064		64
II-59	K Interface Control M743 Circuit Schematic	D-CS-M743-0-1		65
II-60	Module Utilization (Control Unit Rows A & B)	D-MU-PDP14-0-1	A	66
II-61	Module Utilization (Control Unit Rows C & D)	D-MU-PDP14-0-1	A	67
II-62	Power Supply Filter Assembly Component Locations	14-0082		68
II-63	Power Supply Filter Assembly Circuit Schematic	C-CS-7006314-0-1	A	69

This page intentionally left blank.








Figure II-2 PDP-14 Control Block Schematic (Sheet 2)










Figure II-6 Instruction Decoder and Register Control M740 Circuit Schematic







This page intentionally left blank.






Figure II-9 Compare Control Block Schematic



14-0062



UNLESS OTHERWISE INDICATED:
 E1, E4, E6, E9, E11, E14, ARE DEC7400N
 E2, E7, E12, ARE DEC7402N
 E3, E5, E8, E10, E13, E15 ARE DEC7401N
 RESISTORS ARE 1.5K 1/4W 5%





Figure II-11 Register Compare Circuit M744 Circuit Schematic







Figure II-13 Major Register (Bits 6-11) Block Schematic








Figure II-15 Registers (Bits 6-11) Block Schematic





14-0073



UNLESS OTHERWISE INDICATED:
 RESISTORS ARE 1/4W, 10%, 2.2K
 PIN 7 ON EACH IC = GND
 PIN 14 ON EACH IC = +5V
 E1 AND E4 ARE DEC 7401N
 E2, E3 AND E5 ARE DEC 7474N
 CAPACITORS ARE .01 MFD, 100V, 20%, DISC

Figure II-17 Bus Register M746 Circuit Schematic



M747

14-0074






Figure II-19 Incrementing Bus Register M747 Circuit Schematic




23




3RD MEMORY OPTION (MR14) INSTALLED

24 Figure II-22 Memory (1K) Third Memory (MR14) Option Installed Block Schematic




4TH MEMORY OPTION (MR14) INSTALLED

Figure II-23 Memory (1K) Fourth Memory (MR14) Option Installed Block Schematic




This page intentionally left blank.



UNLESS OTHERWISE INDICATED:
COMPONENTS TO BE INSTALLED BY BRAID MANUFACTURERS

Figure II-24 ROM Braid Board G922 Circuit Schematic



14-0040





Figure II-26 ROM Sense Amplifier G923 Circuit Schematic



14-0041





Figure II-28 ROM Selection G924 Circuit Schematic







Figure II-30 PDP-8/L Interface to PDP-14 Block Schematic




14-0069


PIN SIGNAL ASSIGNMENTS

OUT			
DEVICE A	DEVICE B	DEVICE C	SIGNAL
A1	B1	C1	MB3
D1	E1	F1	MB4
H1	J1	K1	MB5
L1	M1	N1	MB6
P1	R1	S1	MB7
U1	V1	T2	MB8

IN	
D2	MB3(O)
E2	MB3(I)
F2	MB4(O)
H2	MB4(I)
J2	MB5(O)
K2	MB5(I)
L2	MB6(O)
M2	MB6(I)
N2	MB7(O)
P2	MB7(I)
R2	MB8(O)
S2	MB8(I)

UNLESS OTHERWISE INDICATED:
⊗ ARE SPLIT LUGS





14-0067

UNLESS OTHERWISE INDICATED:
 DIODES ARE D664
 PIN 7 ON EACH IC = GND
 PIN 14 ON EACH IC = +5V
 IC'S ARE DEC7401N




Figure II-34 Dot NOR Gates M106 Circuit Schematic





Figure II-36 PDP-14 to PDP-8/L Interface Circuit Schematic



This page intentionally left blank.






Figure II-37 Input Interface Box Block Schematic



K578

14-0066



NOTE:
PINS WITH * ARE NOT USED

Figure II-39 AC Inputs K578 Circuit Schematic



This page intentionally left blank.





Figure II-40 Output Interface Box Block Schematic





Figure II-42 Isolated AC Switch K614 Circuit Schematic



This page intentionally left blank.





Figure II-43 Accessory Interface Box Block Schematic



14-0063






Figure II-45 Two Timers K302 Circuit Schematic



14-0072





UNLESS OTHERWISE INDICATED:
 DIODES ARE D600
 RESISTORS ARE 1/4W 10%
 K1 IS HGSM 5020 RELAY
 S1 IS SWITCH 7107

Figure II-47 Retentive Memory K272 Circuit Schematic

	1	2	3	4
A	K207	K135	CABLE G777	K207
B	K207	K161	K161	K207
C	K207	K161	K161	K207
D	K207	K135	CABLE G777	K207

REAR







	1	2	3	4
A	K207	K135	G777 CABLE	K207
B	K207	K161	K161	K207

REAR

Figure II-49 Half Storage Interface Box Block Schematic




14-0070



UNLESS OTHERWISE INDICATED:
 DIODES ARE D600
 TRANSISTORS ARE DEC1
 CAPACITORS ARE pf, 100V, 5%
 RESISTORS ARE 1/4W, 10%
 E1, E2, E3, E4 ARE DEC7401
 E5 IS DEC7400
 PIN 7 ON EACH IC = GND
 PIN 14 ON EACH IC = +5V

Figure II-51 Flip-Flop K207 Circuit Schematic



K161






Figure II-53 Binary-to-Octal Decoder K161 Circuit Schematic




K135

14-0068




UNLESS OTHERWISE INDICATED:
 RESISTORS ARE 1/4W 10%
 CAPACITORS ARE 220 MMF
 DIODES ARE D600
 TRANSISTORS ARE DEC1
 PARTS LIST IS A-PL-K135-0-1

Figure II-55 Inverters K135 Circuit Schematic







14-0064





Figure II-59 K Interface Control M743 Circuit Schematic



OPTIONS :

- ▲ = MR14 - READ ONLY MEMORY
- ◇ = DA14-I - COMPUTER INTERFACE TO PDP 8-I
- ◆ = DA14-L - COMPUTER INTERFACE TO PDP 8-L
- = BT14 - DIAGNOSTIC PACKAGE





Figure II-61 Module Utilization (Control Unit Rows C and D)



14-0082




Figure II-63 Power Supply Filter Assembly Circuit Schematic

