

DEC-08-I6AA-D

**OSCILLOSCOPE DISPLAY CONTROL
34D
INSTRUCTION MANUAL**

NOVEMBER 1967

DIGITAL EQUIPMENT CORPORATION • MAYNARD, MASSACHUSETTS

This manual contains proprietary information. It is provided to the customers of Digital Equipment Corporation to help them properly use and maintain DEC equipment. Revealing the contents to any person or organization for any other purpose is prohibited.

CONTENTS

	Page
1 INTRODUCTION	1
2 SCOPE	1
3 OPERATION	1
3.1 Program Instructions	2
3.2 Logic Operation	3
3.2.1 Processor Turn-On	3
3.2.2 Coordinate Channels	3
3.2.3 Intensity Circuits	5
3.2.4 Light Pen Operation.....	6
4 INTERFACE	7
5 POWER SUPPLY	11
6 MAINTENANCE	11
6.1 Preventive Maintenance	11
6.1.1 Power Supply Checks	11
6.2 Oscilloscope Maintenance.....	12
7 INSTALLATION	12
7.1 Cabinet and Desk Top Configuration	12
7.2 Environmental and Power Requirements	12
8 ENGINEERING DRAWINGS	12

ILLUSTRATIONS

Figure

4-1 PDP-8 to 34 D Control Interface, X/Y Address Data and Function Control Signals	7
4-2 PDP-8 to 34 D Control Interface, X and Y Coordinate Address and Brightness and Light Pen Address	8
4-3 PDP-8/S to 34D Control Logic Interface	8
4-4 PDP-8/S to 34D Control Logic Interface	9
4-5 PDP-8/S Control Interface, Brightness, Light Pen, and X and Y Coordinate Control Address	9
4-6 34D Control to Oscilloscope Interface	10

TABLES

Table		Page
3-1	Control Instructions	2
3-2	Coordinate-Channel Logic Conversion Table	4
6-1	Type 779 Power Supply Output Checks	11

ENGINEERING DRAWINGS

BS-D-34D-0-2	Display (Sheet 1).....	13
BS-D-34D-0-2	Display (Sheet 2).....	15
UML-D-34D-0-3	Utilization Module List.....	17
WD-D-34D-0-4	PDP-8 Options BOA-BOD	19
B-CS-A601-0-1	3 Bit DAC	21
B-CS-A704-0-1	-10V Precision Power Supply	21
B-CS-R107-0-1	Inverter	22
B-CS-R111-0-1	Diode Gate	22
B-CS-R202-0-1	Dual Flip-Flop	23
CS-B-R203	Triple Flip-Flop	23
B-CS-R302-0-1	Delay	24
B-CS-W681-0-1	Scope Intensifier	24
C-CS-W103-0-1	Device Selector	25

1 INTRODUCTION

Digital Equipment Corporation of Maynard, Massachusetts, offers as part of its product line an oscilloscope display, designated Type 34D, which may be supplied as an option to a PDP-8 or PDP-8/S system. The display unit allows information from a digital computer to be displayed on the oscilloscope as a point of light whose location is specified by two 10-bit digital words.

The basic 34D Oscilloscope Display Unit consists of a Tektronix RM-503 Oscilloscope or equivalent and its associated logic controls.

A photomultiplier light pen, optional with the 34D, can be employed to exercise control over, or to communicate with, a running computer program.

2 SCOPE

This manual provides complete maintenance data on the logic circuitry, as it relates to the 34D Oscilloscope Display and both the PDP-8 and PDP-8/S. This manual also includes detailed information on logic operation, interface characteristics and connections, and installation and mounting.

3 OPERATION

The 34D Oscilloscope Display accepts both vertical and horizontal 10-bit coordinate address words from bits 2 through 11 of the PDP-8 accumulator. Pulses that are generated internally by the 34D Oscilloscope Display control logic transfer the 10-bit words into an X-axis buffer and a Y-axis buffer. The outputs of these buffers, converted from digital to analog levels, provide dc-level deflection inputs to the display oscilloscope. Logic circuits implement these functions by interpreting commands (IOP pulses) generated in the computer.

A 6-bit address code, in the computer memory buffer, provides the basic activating signal to the logic control of the display. The sensing of the address code by the logic circuits enables the receipt of processor-generated IOP pulses. In the display control logic, IOT pulses control operation of the display unit. Upon receipt of IOP pulses, the functions of the IOT pulses that are generated in the display control logic are as follows.

IOT 051 (061) clears the 10-bit X (Y) buffer registers.

IOT 052 (062) loads the 10-bit X (Y) buffer registers with data from the processor accumulator.

IOT 054 (064) intensifies the point of light at the location determined by the X- and Y-address words.

IOT 071 allows the program to skip if the light pen flag is a ONE.

IOT 072 clears the light pen flag.

IOT 074 clears the brightness registers.

IOT 075 sets brightness register to 1.

IOT 076 sets brightness register to 2.

IOT 077 sets brightness register to 3.

3.1 Program Instructions

Table 3-1 lists the instructions from the processor that provide all necessary control over the operation of the Type 34D Oscilloscope Display.

Table 3-1
Control Instructions

Mnemonic	Octal Code	Operation
DCX (DCY)	6051 (6061)	Generates an IOP pulse at event time 1 to clear the X (Y) buffer in preparation for receiving new display data.
DXL (DYL)	6053 (6063)	Generates an IOP pulse at event time 1 (IOP1) and an IOP pulse at event time 2 (IOP2) to clear the X (Y) buffers and then load in new data from bits 2 through 11 of the accumulator.
DIX (DIY)	6054 (6064)	Generates an IOP pulse at event time 3 (IOP4) to intensify the point defined by the content of the X- and Y-coordinate buffers. This command can be combined with the DXL (DYL) command.
DXS	6057	Generates IOP pulses IOP1, IOP2, and IOP4 at event times 1, 2, and 3, respectively, to execute the combined functions performed by the DXL and DIX commands. The X-coordinate buffer is cleared and loaded with new data; then the point defined by the X- and Y-buffers is intensified.
DYS	6067	Generates IOP pulses IOP1, IOP2, and IOP4 at event times 1, 2, and 3, respectively, to execute the combined functions performed by the DYL and DIY commands. The Y-coordinate buffer is cleared and loaded with new data; then the point defined by the content of the X- and Y-buffers is intensified.
DSB	607X	Generates an IOP pulse at event time 3 (IOP4) to load the content of bits 10 and 11 of the instruction into the brightness register. When the instruction is 6075, the minimum brightness ($0.4 \mu s$) is set, when 6076, the medium brightness ($0.8 \mu s$) is set, and when 6077, the maximum brightness ($3 \mu s$) is set.

3.2 Logic Operation

The following paragraphs describe the operation of the logic control of the Type 34D Oscilloscope Display as it relates to the PDP-8 and PDP-8/S computers. Logic controls for the oscilloscope display appear on DEC engineering drawing BS-D-34D-0-2, sheets 1 and 2 located in section 8 of this manual. When referring to particular logic controls in the text, the sheet number and coordinate location will be given. The coordinate location is a letter/number designation used on DEC drawings to facilitate the location of individual logic controls.

3.2.1 Processor Turn-On - During the processor turn-on period, or whenever the START key is depressed, POWER CLEAR pulses (-3V, 100-ns pulses at a 10 KHz rate) clear the light pen flag flip-flop (sheet 1, D5) and set brightness registers 0 and 1 (sheet 1, B5) to the ONE state. With both brightness registers in the ONE state, the point of light on the oscilloscope is at maximum brightness.

3.2.2 Coordinate Channels - Because the horizontal (X) and vertical (Y) coordinate channels operate identically, only the horizontal channel will be discussed in detail.

3.2.2.1 Initiate - Computer-generated command pulses initiate operation of the 34D Oscilloscope Display. The computer sends the address code of the peripheral device over the I/O bus lines. This display control logic senses the address code, through connectors BOD3 and BOD4 (sheet 2, D1), in the W103 Device Selector at BOA10, BOB10 (sheet 2, C2, D2). (The address code is stored in computer memory buffer bits 3 through 8.) Sensing, by the display control logic, of its own discrete address code allows acceptance of the IOP pulses, generated by the computer, and provided at terminals K, M, and P of connector BOD2 (sheet 2, C1). The decoded address enables the input gates to the three pulse amplifiers (PA) on the W103 Device Selector at BOA10, BOB10 (sheet 2, C2). When enabled, these gates permit incoming IOP pulses to activate their respective PA to produce the IOT pulses actually used within the display control circuits.

3.2.2.2 Clearing and Loading the Buffer - Initially, the computer generates a DCX instruction, setting up the I/O address, and transmitting an IOPI pulse to the display control through terminal K of connector BOD2 (sheet 2, C1). The 100-ns pulse (IOT 051), which is generated by the ADAE PA in the W103 Device Selector, clears all ten R203 Data Buffer Registers at connectors BOA16 through BOA18, BOA24 (sheet 2, B2 through B8). The DCX instruction is normally generated at the start of the program run to ensure that the data buffer registers are all in the ZERO state. For the remainder of the program, the clear instruction is combined with the load instruction (delayed by 1 μ s) to increase the speed of operation.

Typically, an IOP1 pulse (at event time 1) and an IOP2 pulse (at event time 2) are generated by the processor in the same computer cycle. The IOT 051 (event time 1) pulse, generated within this control logic, clears the ten R203 Data Buffer Registers (BOA16 through BOA18, BOA24) (sheet 2, B2 through B8) to prepare them for acceptance of new data. The IOT 052 pulse (positive-going transition at event time 2), occurring either 1 μ s or 4.75 μ s later, is applied to the ten DCD gates (sheet 2, B2 through B8) in the buffer. The instructions DXL and DCX (1 μ s and 4.75 μ s, respectively) determine when the IOT 052 pulse appears at the input to the DCD gates in the buffer.

The horizontal address word is loaded into the data buffer registers through connectors BOA1 and BOA2 (sheet 2, B2 through B8). This, together, with the positive-going IOT 052 pulse enables the DCD gate. When enabled, the DCD gate activates the data flip-flop register and sets it to the ONE level (-3V). With any bit a logic ZERO (-3V) at connectors BOA1 and BOA2, the corresponding DCD gate is inhibited preventing the data flip-flop from being set to the ONE state. Thus the output of the flip-flop is now set to the same number held by the accumulator.

3.2.2.3 Digital-to-Analog Conversion - The 10-bit horizontal address word at the output of the data flip-flops is converted into an analog voltage between ground and -10V. This is accomplished by four 3-input A601 Digital-to-Analog Converters at connectors BOA20 through BOA23 (sheet 2, B2 through B8). (The D/A converter, at connector BOA23, utilizes only the most significant input, pin U.) The analog voltage varies between its upper and lower limits in 1024 discrete intervals, and is directly proportional to the numerical value of the coordinate address.

A -3V input signal at all inputs to the D/A converter produces a ground level output. Conversely, a 0V at all inputs produces a -10V analog output (see Table 3-2). This output connects to the oscilloscope through pin D of connector BOA32 (sheet 2, A2). Ten data flip-flop registers provide accessibility to 1024 possible locations (2^{10}) on the oscilloscope.

Table 3-2
Coordinate-Channel Logic Conversion Table

Digital Address and Flip-Flop States	Buffer Output and D/A Converter Input	D/A Converter Output
1 1 1 1 1 1 1 1 1 1	x x x x x x x x x x	most positive (ground)
1 1 1 1 1 1 1 1 1 0	x x x x x x x x x 0	.
.	.	.
.	.	.
1 0 0 0 0 0 0 0 1	x 0 0 0 0 0 0 0 x	.

Table 3-2
Coordinate-Channel Logic Conversion Table (continued)

Digital Address and Flip-Flop States	Buffer Output and D/A Converter Input	D/A Converter Output
1 0 0 0 0 0 0 0 0	x 0 0 0 0 0 0 0 0	.
0 1 1 1 1 1 1 1 1	0 x x x x x x x x	.
0 1 1 1 1 1 1 1 0	0 x x x x x x x x 0	.
.	.	.
.	.	.
.	.	.
0 0 0 0 0 0 0 0 1	0 0 0 0 0 0 0 0 x	most negative (-10volts)
0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	
0 = logic zero = ZERO state 1 = logic one = ONE state	0 = ground x = -3V	

3.2.3 Intensity Circuits – At event time 3, the computer generates a DIX instruction and transmits an IOP4 pulse which is received by the 34D Oscilloscope Display at pin P of connector BOD2 (sheet 2, C1). The W103 Device Selector Pulse Amplifier (AR AS) generates a 100-ns pulse (IOT 054) which, in its positive-going transition, enables the EF DCD gate in the R302 at connector BOA29 (sheet 2, C2). This triggers the input to the delay and causes its output to change from a ground level (0V) to -3V for 1 μ s. When the output returns to ground, it is applied to and half-enables the three DCD gates controlling the high-, medium-, and low-intensity delay circuits. The level of brightness intensity is dependent upon the output of the two R202 Brightness Register Flip-Flops at connector BOA26 (sheet 1, B5). By way of example, the low brightness delay (sheet 2, C5) will operate only when the outputs from BR0 and BR1 are 0 and 1, respectively. When this occurs, the requirements for the DEJH diode gate (sheet 2, D4) are satisfied and the -3V level at inputs D and E is inverted by the JH gate to produce a ground level. This ground level is applied to the EF DCD gate (sheet 2, C4) and, when combined with the IOT 054 positive-going pulse, enables that gate. The DCD gate in turn triggers the JKM delay whose output is applied to the W681 Intensity Amplifier (INT AMP, sheet 2, C6) for 0.4 μ s. An output of 25V, produced by the intensity amplifier, is connected to the oscilloscope through pin F of connector BOA32 (sheet 2, C7). The medium and high brightness outputs are produced in the same manner as the low brightness output.

The brightness register is loaded from the contents of memory buffer bits 10 and 11 through connector BOA4 (sheet 1, C5) as a DSB instruction is generated by the PDP-8. If the instruction code is 6075, memory buffer bits 10 and 11 contain a 0 (-3V) and a 1 (GRD) which appear at pins T and V, respectively, of connector BOA4. The 0 level (-3V) at pin T is first inverted by the JK diode gate (sheet 1, C5) which provides a ground level to the DE DCD gate (sheet 1, B5). When coupled with an IOT 074 negative-going pulse, the DE DCD gate will be enabled placing brightness register BR0 in the CLEAR state. The 0 level (-3V) at pin T is also present at the level input to the KL DCD gate, but it only serves to inhibit the gate.

The 1 level (GRD) at pin V is inverted by the LM gate (sheet 1, C5) producing a -3V level output which inhibits the NP DCD gate (sheet 1, C5). The 1 level (GRD) at pin V half enables the UV DCD gate. An IOT 074 pulse fulfills the DCD gate, setting brightness register BR1 to the 1 state. (The two diode gates in R107 at connector BOA25 (sheet 1, B5) permit collector-triggering of the brightness register flip-flops by a power clear pulse.)

3.2.4 Light Pen Operation – A photomultiplier light pen may be used with the 34D to communicate with a computer program. Basically, the light pen detects a point of light on the CRT and supplies it as a negative voltage level to the display control circuits through pin V of connector BOA32 (sheet 1, D8). Because this signal is not a standard DEC level, it is buffered by an emitter follower in module W681 at connector BOA31 (sheet 1, D7). This buffering provides impedance and amplitude-characteristics required for DEC logic operation. Pin R of the diode gate in module R111 at connector BOA27 (sheet 1, D6) receives the buffered signal and, together with the -3V light pen strobe at pin S is inverted by the transistor at pin U. This inverted signal collector triggers the light pen flag flip-flop (sheet 1, C5) setting it to the ONE state. The light pen strobe is generated by the W681 Intensity Amplifier at connector BOA31 (sheet 2, C6). The outputs of the 0.4, 0.8, and 3 μ s delays are OR-combined so that the activation of any one produces a strobe pulse of the same duration as the intensify signal that is transmitted to the oscilloscope.

The -3V output of the light pen flag flip-flop is inverted by the R111 at connector BOA27 (sheet 1, C6) and activated the interrupt line (pin M of BOA6, sheet 1, C7).

A ONE on the light pen flag flip-flop also half-enables the skip command input gate (sheet 1, pin E, C6). The requirements for a skip are completed when bit 9 of the memory buffer register contains a ZERO (pin D) and when an IOT 071 signal is generated (pin F). The diode gate connected to the three conditions acts as a NAND gate driving an inverter. Thus when all three inputs are ONES, the output at pin H is at a GND level. This GND level is brought out to pin K of connector BOA6 (sheet 1, C6) to initiate the skip instruction.

The light pen flag flip-flop can be cleared by a power-clear pulse or by the combination of an IOT 072 pulse and bit 9 of the memory buffer in the ZERO state. The IOT 072 pulse is generated by the AK AL power amplifier in the W103 Device Selector at connector BOA12/BOB12 (sheet 1, B3). It is applied as a ground level to the UV DCD gate in module R203 at connector BOA24 (sheet 1, D5). Bit 9 of the memory buffer at pin S of connector BOA4 is a -3V level which is inverted and applied to the UV DCD gate. With pins U and V qualified, the DCD gate is enabled and clears the light pen flag flip-flop.

4 INTERFACE

This section illustrates the interface connections and signals between the PDP-8 and the PDP-8/S and the 34D Oscilloscope Display Unit. Figures 4-1 and 4-2 show the interface between the PDP-8 and the 34D. Figures 4-3 through 4-5 illustrate the interface connections between the PDP-8/S and 34D logic control. Figure 4-6 indicates the connections between the 34D logic and the oscilloscope.




Figure 4-1 PDP-8 to 34D Control Interface, X/Y Address Data and Function Control Signals




Figure 4-2 PDP-8 to 34D Control Interface, X and Y Coordinate Address and Brightness and Light Pen Address




Figure 4-3 PDP-8/S to 34D Control Logic Interface




Figure 4-4 PDP-8/S to 34D Control Logic Interface




Figure 4-5 PDP-8/S Control Interface, Brightness, Light Pen, and X and Y Coordinate Control Address




Figure 4-5 PDP-8/S Control Interface, Brightness, Light Pen, and X and Y Coordinate Control Address (continued)




Figure 4-6 34D Control to Oscilloscope Interface

5. POWER SUPPLY

A DEC Type 779 Power Supply that is provided with the display control logic generates the three voltage levels (+10, -15, and -30 Vdc) required for operation of the display and its logic.

Section 8 of this document contains the schematic of the power supply DEC Drawing Number R5-B-779). Detailed information on the operational characteristics of this power supply is provided in the DEC Systems Modules Catalog (C-100).

6. MAINTENANCE

6.1 Preventive Maintenance

The general preventive maintenance procedures in the PDP-8 Maintenance Manual (DEC Doc. F-87) also apply to the display control logic.

6.1.1 Power Supply Checks - Table 6-1 lists the output voltage checks required for the DEC Type 779 Power Supply used in this equipment. To perform the power supply output checks described in Table 6-1, use a multimeter to make the output voltage measurements with the normal load connected, and an oscilloscope to measure the peak-to-peak ripple content on all dc outputs of the supply. The +10V and -15V supplies are not adjustable; therefore, if any voltage or ripple content is not within specifications, consider the power supply defective and initiate troubleshooting procedures.

Table 6-1 Type 779 Power Supply Output Checks

Measurement Terminals at Power Supply Output	Nominal Output (Vdc)	Acceptable Output Range (V)	Maximum Output Current (amp)	Maximum Peak-to-Peak Output Ripple (V)
Orange (+) to Yellow (-)	+10	+9.6 to 11.0	7.5	1.0
Yellow (+) to Blue (-)	-15	-14.5 to 16.0	8.0	0.4
Red (+) to Yellow (-)	+15	+14.5 to 16.0	7.5	1.1
Yellow (+) to Green (-)	+15	+14.5 to 16.0	7.5	1.1

6.2 Oscilloscope Maintenance

For information on maintenance and troubleshooting procedures, refer to the documentation provided by the manufacturer of the oscilloscope. The basic 34D Oscilloscope Display Unit utilizes a Tektronix RM - 503 Oscilloscope; however, other models may be used.

7 INSTALLATION

7.1 Cabinet and Desk Top Configuration

When the oscilloscope is supplied as either part of a cabinet-mounted or desk top PDP-8 system configuration, it normally mounts in a standard 19-in. radio rack adjacent to the central processor.

The logic controls and power supply for the Type 34D Oscilloscope Display Unit are mounted in the same cabinet as the oscilloscope when supplied as part of a desk-top configuration. Otherwise the logic controls and power supply are normally mounted in the PDP-8 cabinet itself.

7.2 Environmental and Power Requirements

The environmental and power requirements for the 34D logic controls are as specified in the PDP-8 Maintenance Manual (DEC Doc. F-87). For the oscilloscope specifications, refer to the appropriate oscilloscope manufacturer's documentation supplied with the Type 34D Oscilloscope Display Unit.

8. ENGINEERING DRAWINGS


This section contains the following logic diagrams, wiring diagrams, and module schematics which are pertinent to the Type 34D Oscilloscope Display Unit:

BS-D34D-0-2	Logic Diagrams
UML-D-34D-0-3	Utilization Module List
WD-D-34D-0-4	PDP-8 Options BOA-BOD

A601	Module Schematics
A704	
R107	
R111	
R202	
R203	
R302	
W103	
W681	


CODE BS DRWG. NO. D-34D-0-2 REV. LTR.


1 2 3 4 5 6 7 8



		REVISIONS	DRAWN R. WATSON DATE 4-12-65	CHECKED M. H. L. DATE 4/17/65	EQUIPMENT CORPORATION	TITLE DISPLAY
		ENG F. de C. DATE 4-17-65	PROJ. ENG F. de C. DATE 4-17-65	PROD F. de C. DATE 4-17-65	MAYNARD, MASSACHUSETTS ASSY NO	FOR
		DATE	DATE	DATE	CODE BS DRWG. NO. D-34D-0-2 REV. LTR.	
		REV. LTR. NO.	ECO. NO.	DATE	SHEET 1 OF 2 DIST.	

A








- * INCREMENTAL PLOTTER TYPE 350B
- * OSCILLOSCOPE DISPLAY TYPE 34D
- △ HIGH SPEED READER TYPE 750C
- HIGH SPEED PUNCH TYPE 75E
- ◊ CARD READER CROIC
- * PCOI + △ (FROM △ REMOVE BO B27, BO B28)
+ □ (FROM □ REMOVE BO C24 26 29 31)

					DRAWN RHWATSON	DATE 4-23-65	digital EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS			TITLE UTILIZATION MODULE LIST		
REV. LTR.	ECO. NO.	DATE	ENG	REVISIONS						CHECKED <i>M. Smith</i>	DATE 4/17/65	FOR
A	33	12-4-65	F. J. Carter				ASSY NO	UML	D-34D-0-3	J		
B	53	3-11-64					SHEET 1 OF 1	DIST				
C	61	5-18-64	F. J. Carter									
D	83	8/2/64										
E	94	8/2/64										
F	108	12/1/64										
H	176	1/2/65										
J	183	10/1/65										
		II										

CODE DRWG. NO. REV. LTR.
WD D-34D-O-4




REVISIONS	DRAWN	R. WATSON	DATE	4-22-65	digital EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS	ASSY NO	TITLE	PDP-8 OPTIONS	
	CHECKED	<i>W. G. Smith</i>	DATE	4-22-65				BOA - BOD	
	ENG	F. J. Costa	DATE	4-22-65				FOR	
	PROJ ENG	F. J. Costa	DATE	4-22-65					
	PROD	F. J. Costa	DATE	4-22-65				CODE	WD
								DRWG. NO.	D-34D-O-4
								REV. LTR.	
								SHEET	1 OF 1
								DIST.	



THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES.
THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.
COPYRIGHT 1964 BY DIGITAL EQUIPMENT CORPORATION

H REV. B CS SIZE CODE RIO7-O-1 NUMBER




UNLESS OTHERWISE INDICATED;
RESISTORS ARE 1/4W; 5%
DIODES ARE D-664
TRANSISTORS ARE DEC 3639B
PRINTED CIRCUIT REV. FOR
DGL BOARD IS SIA

REVISIONS		CHG	CHG NO	REV	DATE	DRN	TRANSISTOR & DIODE CONVERSION CHART	TITLE						
CHG	CHG NO	REV	DATE	CHG	REV	DRN	DEC	EIA	DEC	EIA	digital	EQUIPMENT CORPORATION	NUMBER	REV
D	4663	-	5-18-64	A	5-18-64	A DUQUELLETTE	DEC 3639B	2N3639				INVERTER RIO7		
C	5377	D	5-18-64	B	5-18-64	M. PERRYMAN	D-662	IN645						
B	5457	E	5-18-64	C	5-18-64	ENG. R. BANK	D-664	IN3606						
A	5481	F	5-18-64	D	5-18-64	PROD.								
Z	5485	G	5-18-64											
Z	6539	H	5-18-64											

DEC FORM NO.
DRB 102

THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES.
THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.
COPYRIGHT 1964 BY DIGITAL EQUIPMENT CORPORATION

H REV. B CS SIZE CODE RIII-O-1 NUMBER




UNLESS OTHERWISE INDICATED:
RESISTORS ARE 1/4W; 5%
PRINTED CIRCUIT REV. FOR
DGL BOARD IS SIB

REVISIONS		CHG	CHG NO	REV	DATE	DRN	TRANSISTOR & DIODE CONVERSION CHART	TITLE						
CHG	CHG NO	REV	DATE	CHG	REV	DRN	DEC	EIA	DEC	EIA	digital	EQUIPMENT CORPORATION	NUMBER	REV
D	4756	-	5-18-64	A	5-18-64	H PORTER	DEC 3639	2N3639				DIODE GATE RIII		
C	5378	D	5-25-64	B	5-25-64	CHK'D	DEC 3639	2N3639						
B	5459	E	5-25-64	C	5-25-64	M. PERRYMAN	D-662	IN645						
A	5483	F	5-25-64	D	5-25-64	ENG. R. BANK	D-664	IN3606						
Z	5487	G	5-25-64			PROD.								
Z	6539	H	5-25-64											

DEC FORM NO.
DRB 102


THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.
COPYRIGHT 1964 BY DIGITAL EQUIPMENT CORPORATION

8 CS R202-0-1
REV. F
DATE 3/26/64



UNLESS OTHERWISE INDICATED:
RESISTORS ARE 1/4W, 5%
CAPACITORS ARE MMFD
DIODES ARE D-664

REVISIONS	CHG NO.	REV.	DATE	DRAFTER	DATE	TRANSISTOR & DIODE CONVERSION CHART	TITLE	SIZE	CODE	NUMBER	REV.
	CHG 100 REV. E		6-18-64	A. OUELLETTE	6-18-64	DEC 3639C 2N3639	Digital	B	CS	R202-0-1	F
	CHG 100 REV. F		6-18-64	C. H. PERRYMAN	6-18-64	EIA IN642	EQUIPMENT CORPORATION				
	CHG 100 REV. G		6-22-64	R. BANK	6-22-64	DEC 3639C 2N3639	MAYNARD, MASSACHUSETTS				
	PROD.					DE662 IN664					




UNLESS OTHERWISE INDICATED:
RESISTORS ARE 1/4W, 5%
CAPACITORS ARE MMFD
DIODES ARE D-664
TRANSISTORS ARE DEC 3639C

REVISIONS	CHG NO.	REV.	DRAFTSMAN	DATE	CHECKER	DATE	EQUIPMENT CORPORATION	CODE	DWG. NO.	REV.
	S-158	2-2684	A. OUELLETTE	6-30-64	H. L. MCGOWAN	6-64	Digital	CS	B-R203	3
	2-2684	2-2684	ENGINEER	DATE	PRODUCTION	DATE	MAYNARD, MASSACHUSETTS			
	2-2684	2-2684								

TRIPLE FLIP FLOP R203


THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY. COPYRIGHT 1964 BY DIGITAL EQUIPMENT CORPORATION



UNLESS OTHERWISE INDICATED:
RESISTORS ARE 1/4W 5%
CAPACITORS ARE MMFD
DIODES ARE D664
TRANSISTORS ARE DEC3639

REVISIONS	DATE	DRN.	TRANSISTOR & DIODE CONVERSION CHART	TITLE
CHK'D	DATE	A. OUELLETTE	DEC EIA	DELAY R302
CHK'D	DATE	B. HERRYMEN	DEC EIA	
ENG.	DATE	DEC 3639	IN3653	
R. BANK	DATE	2N3605	IN645	
PROD.	DATE	D662	IN3608	
		D664	IN3639	
		DEC3639C	IN3659	
REV. 7	6-12-64	DEC3639		
REV. 6	5-3-64	2N3605		
REV. 5	5-27-64	D662		
REV. 4	5-27-64	D664		
REV. 3	5-27-64	IN3608		
REV. 2	5-27-64	IN3639		
REV. 1	5-27-64	IN3659		
DEC FORM NO.				
DRB 102				


THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY. COPYRIGHT 1965 BY DIGITAL EQUIPMENT CORPORATION



UNLESS OTHERWISE INDICATED:
DIODES ARE D-664
TRANSISTORS ARE DEC3639-B
RESISTORS ARE 1/4W 5%

REVISIONS	DATE	DRN.	TRANSISTOR & DIODE CONVERSION CHART	TITLE
CHK'D	DATE	L. HAHN	DEC EIA	SCOPE INTENSIFIER W681
CHK'D	DATE	J. SILVERMAN	DEC EIA	
ENG.	DATE	DEC3639-B	IN3653	
R. BANK	DATE	DEC2894-3B	IN3653	
PROD.	DATE	IN3646-B	IN3653	
		DEC2894-3B	IN3653	
		IN3646-B	IN3653	
		D662	IN645	
		D664	IN3608	
REV. 2	4-16-65	DEC3639		
REV. 1	5-5-65	2N3605		
REV. 0	5-5-65	D662		
REV. 1	5-5-65	D664		
REV. 2	4-20-65	IN3608		
REV. 3	4-20-65	IN3639		
REV. 4	4-20-65	IN3646-B		
REV. 5	4-20-65	IN3653		
REV. 6	4-20-65	IN3659		
DEC FORM NO.				
DRB 102				

THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.
COPYRIGHT 1968 BY DIGITAL EQUIPMENT CORPORATION



UNLESS OTHERWISE INDICATED:
TRANSISTORS ARE DEC 3639
RESISTORS ARE 1/4 W, 5%
CAPACITORS ARE MMFD
DIODES ARE D-664

REVISIONS	
CHG/CHG NO	REV
DAM 472	1
REC'D BY	REC'D BY
DATE 6/17/68	DATE 6/17/68

DEC FORM NO. 102

REN. CHIAHIN		DATE 4-22-68	TRANSISTOR & DIODE CONVERSION CHART				digital		TITLE DEVICE SELECTOR W103	
CHG'D	DATE	DEC	EIA	DEC	EIA	SIZE	CODE	NUMBER	REV.	
R. SILVERMAN	4-22-68	DEC3639	2N3639			C	CS	W103-0-1	D	
ENG.	DATE	D662	IN645							
R. SOOGE	4-22-68	D664	IN3605							
PROD.	DATE									

EQUIPMENT CORPORATION

MAYNARD, MASSACHUSETTS

PRINTED CIRCUIT REV. C