

PDP-8 MEMORY TUNING PROCEDURE

This procedure describes a method for checking out and tuning the basic 4K core memory and memory wing of the PDP-8 digital computer, using the rest of the computer (central processor wing and power supply). It is assumed that all of the equipment used is in working condition and properly calibrated.

TEST EQUIPMENT REQUIRED

The following test equipment is required for checking out and tuning the memory and memory wing, in addition to the ordinary hand tools. If the specified equipment is not available, a substitute may be used if its parameters equal or exceed those of the specified item.

<u>Test Equipment</u>	<u>Manufacturer and Model</u>
Digital Computer	DEC, PDP-8
Oscilloscope	Tektronix, Type 547
Preamplifier	Tektronix, Type 1A1
Voltage Probes (2)	Tektronix, Type P6 \emptyset 1 \emptyset
Current Probe with Terminator or Preamplifier	Tektronix, Type P6 \emptyset 16
Multimeter	Triplet, 63 \emptyset -NA
Program Tapes*	DEC, Maindec 8 \emptyset 2 (Checkerboard-Low and Checkerboard-High)

*Optional, requires that an ASR-33 Paper Tape Reader be available.

PRELIMINARY

This part of the procedure is to be used before a new memory wing is first installed. If the memory wing has previously been checked out, go on to the next part, POWER. Figure 1 shows the flow of operations in this part.

Components

Check that all the modules listed below are installed in their correct locations. From the module side, location 1 is on the right and location 32 is on the left.




Figure 1. Preliminary Operations Flow Diagram

<u>Location</u>	<u>Module</u>	<u>Location</u>	<u>Module</u>	<u>Location</u>	<u>Module</u>
MA25	G007	MCD06	G209	MC19	W607
MA26	G007	MCD07	G209	MC20	B602
MA27	G007	MCD08	G209	MC21	G208
MA28	G007	MCD09	G209	MC22	G208
MA29	G007	MCD12	G209	MC24	G208
MA30	G007	MCD13	G209	MC25	G208*
MA31	G007*	MCD14	G209	MD19	B104
MB25	G007	MCD15	G209	MD20	B360
MB26	G007	MC16	B684	MD21	G208
ME 7	G007	MD16	B204	MD22	G208
MB28	G007	MCD17	W300	MD24	G208
MB29	G007	MCD18	W300		
MB30	G007				
MB31	G008				

*Installed only when the 188 Parity Option is used.

Check that the core stack is fastened to the wing at MAB9-24 and the current limiting resistors are installed on the component plate at MAB1-8. The two W025 connectors with white wires from the core stack should be plugged into MCD10 and MCD11; the W025 connector with colored wires should be plugged into MCD2.

Check that eight G603 Memory Selection Matrix modules are plugged into the sockets on the side of the core stack, and that their contacts align with the connector contacts. If the contacts are not aligned, remove the module, file the shallow index keyway deep enough to align the contacts, and replace the module.

Check that a 6.8 microfarad 35 vdc capacitor is connected from the sense amplifier +10A, -15B, and +10D busses in either MA25-31 or MB25-30 to ground. Also check that a 22 ohm resistor is connected from the MEM STROBE bus at MA25L to ground.

Wiring

Check each of the power connections on the memory wing frame for shorts to ground or each other. Use an ohmmeter set to the X10 scale and the positive probe on ground. With all the marginal power switches off (down), all connections except +10 and -15 should read ∞: the latter should read less than 100 ohms. With all the marginal switches on MC (up), the

+10 and -15 connections should read ∞ and the +10MC and -15MC connections should read less than 100 ohms.

Check both the + and - sides of the R/W and INH terminals on the power supply for any short to ground. When this has been done, the memory wing can be mounted on the main computer frame, the power wires can be connected, and the cables from the central processor wing plugged into the memory wing.

Check the memory wing logic wiring for loose or broken wires, and foreign objects such as solder whiskers, pieces of wire, etc. Remove all foreign objects.

Check that all modifications have been made. In particular, check that one wire connects the following terminals together. If other wires are present or go to different terminals, remove them and install the correct wire.

MD17E to MD175
MC17S to MD17M
MC18P to MD18S
MC18M to MD18M
MC18H to MD18F

NOTE: These connections may be shown wrongly on the W300 modules at the lower left of print BS-D-8M-0-15.

Power

Logic Power

Unplug the R/W and INH wires from their connections on the memory wing and be sure they are not touching anything. Then turn the POWER switch on: the fans should now be running. Set the voltmeter to the 30 vdc scale and measure the +10 volts on all the +10 volt busses (A terminals) in the memory wing: it should be $+10 \pm 1/2$ volts dc. Then measure the -15 volt busses (B terminals): they should have $-15 \pm 1/2$ volts dc on them.

Memory Power

Switch the voltmeter to the 60 vdc scale and measure the voltage across the R/W and INH connectors at the power supply. Each should read 30 ± 3 volts dc. If either is too low, turn the power switch off and check for a low resistance path.

Turn the POWER switch off, plug the R/W and INH wires into their connectors on the memory wing, and place the voltmeter probes across the INH terminals. Then turn the POWER switch back on and check the voltage. If less than 27 volts or significantly less than previously measured, turn the POWER switch off and check the inhibit circuit in the memory wing. If normal,




Figure 2. Power Check Procedures Flow Diagram, sheet 1.




Figure 2. Power check Procedures Flow Diagram, sheet 2.

check the R/W voltage: again turn the POWER switch off if less than 27 volts or significantly less than previously measured.

Turn the POWER switch off and remove the B360 module from MD20. (This is the MEMORY STROBE delay module — when missing the MB register can never be set by the contents of any cores). Now turn the POWER switch back on and, after the memory power delay, press the START key. The computer should run continuously, cycling through memory as it reads and writes all zeros. The AND, FETCH, EXECUTE, and RUN indicators should be on. If not working properly, correct the trouble before proceeding further. OK ✓

Inhibit Current

Set up the oscilloscope for external triggering, and trigger it with the BT2A pulse. (This is a negative pulse obtained at MD30U). Then connect the current probe and its terminator or preamplifier to the input of channel 1 and a voltage probe to the input of channel 2. Calibrate both probes, then adjust the sensitivity of channel 1 for 50 milliamperes per centimeter and of channel 2 for 2 volts per centimeter.

Observe the bit 5 inhibit current by placing the current probe around the yellow wire from MC 24N. If normal, adjust the potentiometer on the outside G808 (located in the power supply) for an inhibit pulse amplitude of 310 milliamperes. If not normal, move the current probe to another yellow wire in the same vicinity and adjust the inhibit current.




Figure 3. Representative Inhibit Current Waveforms.

Check all 12 (or 13 if the Parity Option is used) inhibit currents. Use the yellow wires from the terminals listed below. If the timing is wrong, check the INHIBIT flip-flop in the B204 at MD16 (see drawing BS-D-8M-0-15) and/or the W300

at MCD18. If one bit is abnormal, swap the G208 module with a known good one to determine if the module is bad. Be sure the POWER switch is off when removing and replacing modules.

<u>Bit</u>	<u>Output</u>	<u>Bit</u>	<u>Output</u>	<u>Bit</u>	<u>Output</u>
0	MC21E	4	MC24E	8	MD22E
1	MC21N	5	MC24N	9	MD22N
2	MC22E	6	MD21E	10	MD24E
3	MC22N	7	MD21N	11	MD24N
				P	MC25N

Read/Write Current

Observe the Y axis read and write current waveforms by placing the current probe around the yellow wire from MC12N. If normal, adjust the potentiometer on the inside G808 (located in the power supply) for read and write pulse amplitudes of 330 milliamperes. If not normal, decrease the oscilloscope sweep speed and observe the abnormal envelope. Then, with alternate sweeps in use, look at the outputs and inputs of the G209 modules in MCD12-15 to determine which (if any) is faulty. (Use drawing BS-D-8M-0-13). Turn off the POWER switch and swap the seemingly-bad module(s) for a good one(s) to see if the G209 module or G603 module is at fault. If not these modules, check the MB levels.




Figure 4. Representative Read and Write Current Waveforms.

Observe the X axis read and write current waveforms by placing the current probe around the yellow wire from MC09N. These should be the same as those for the Y axis. If the amplitude has not already been set, adjust it for 330 milliamperes with the inside G808 in the power supply. Be sure all malfunctions are corrected in both axes before proceeding further.

640 250 510 130

CLAMPS

First Stage Clamp

Check the first stage clamp voltage with respect to -15 volts. Set the voltmeter to the 6 volt dc scale, place the negative probe on the -15 volt bus (B terminals), and look at terminals MA31M and MB30M. Each should read approximately 4.0 volts. If different, check the circuit for low-resistance shorts.

3.9
3.70 ✓
3.20 ✓

Second Stage Clamp

Check the second stage clamp voltage with respect to -15 volts. Change the voltmeter to the 12 volt dc scale and look at terminals MA31N and MB30N with the positive probe. The meter should read approximately 7.2 volts. If not, adjust it to this value with the lower potentiometer on the G008 in MB31.

5.9 ✓
5.9 ✓
6.0 ✓
5.8 ✓
ADJ TO 7.2
6.8V

Now place the oscilloscope voltage probe on terminals E and F of every sense amplifier in MA25-31 or MB25-30. Both terminals should show identical signals at +8.0 volts dc. w.r.t. gnd. Readjust the second stage clamp voltage for this operating level if it is different. If any individual G007 Sense Amplifiers are at different levels, check both the first and second stage clamp voltages at terminals M and N, respectively, to be sure they are the same as the other modules. If not, remove and check the module.

5.8 ✓
7.03 ✓
w/ADJ TO 6.8V
Good results with 6.8V

STATIC BALANCE

Remove the sense lines from the G007 sense amplifiers, set the voltmeter to the 0.3 volt dc scale and measure the voltage between terminals E and F of all the sense amplifiers in MA25-31 and MB25-30. These should be within ± 25 millivolts of each other, but may be as much as 75 millivolts if the memory has been tuned before. If more than 75 millivolts, adjust the balance potentiometer R4 on the module for a minimum voltage. If a good balance cannot be obtained, the module must be repaired. Before removing it, check the first and second stage clamp voltages to see if they are different from the other sense amplifiers.

Used CRO
No variation noticed
Should use a meter for this




Figure 5. Clamp Procedure Flow Diagram.




Figure 6. Static Balance and DC Tracking Procedure Flow Diagram

DC TRACKING

With the inputs of all the sense amplifiers open, measure the voltage difference between the modules on terminals E and on terminals F. Set the voltmeter on the 0.3 volt dc scale and put one probe on terminal E of some sense amplifier such as bit 0 in MA25. Then look at terminal E of the other sense amplifiers, being careful about the polarity. The reading between the highest and the lowest must not exceed 200 millivolts. If any module is more than 200 millivolts from the others, recheck its static balance and readjust if necessary. If it is still more than 200 millivolts from the others, it must be removed and repaired.

Repeat the above process for terminals F of all the sense amplifiers. When finished, connect the core sense lines to the modules. Use drawing BS-D-8M-0-15 to locate any specific sense amplifiers.

SLICE VOLTAGE

Set the voltmeter to the 12 volt dc scale and measure the slice voltage between ground and MA31H. It should be +7.2 volts (0.8 volts less than the sense differential amplifier dc levels). If different, adjust the upper potentiometer on the G008 at MB31 for this voltage. 7.5
Adj. to
6.9

SENSE AMPLIFIER TUNING

Replace the oscilloscope current probe with the second voltage probe, and set the channel 1 gain to 1 volt per centimeter. Now look at the slicer output, terminal J, of all the sense amplifiers in MA 25-31 and MB25-30. A dc level of +0.7 volts should be observed. Place the channel 2 probe on terminal E, then F, of the same module and check that there is no slicer response during the core=0 responses of the amplifier. Be sure all sense amplifiers are checked, and that the core=0 response of the amplifier does not exceed 0.5 volts. LEAVE C360
(MD20) OUT.

With probe 1 on MA25J and probe 2 on MA25E (bit 0), place a temporary jumper from ground to MC21D. (This is the bit 0 inhibit driver: the jumper disables it, causing a 1 to be written in this bit throughout the memory). The core=1 response of the amplifier should now be seen on channel 1.




Figure 7. Sense Amplifier Tuning Flow Diagram, sheet 1.




Figure 7. Sense Amplifier Tuning Flow Diagram, sheet 2.

Check that the amplitude of this signal is at least 2 volts, and that no core= \emptyset responses are produced. The slicer output must have a negative trapazoidal wave for each core= \emptyset response, both negative and positive. See Figure 7 for representative waveforms.

Check the slicer output waveform on terminal J carefully. Its amplitude must go to $-4.\emptyset \pm \emptyset.3$ volts. Its width, at the $+ \emptyset.7$ volt dc level, must equal the width of the core= \emptyset response at the $+7.2$ volt slice level. There should be a little time jitter in the rising and falling times: this should equal the same time jitter of the core= \emptyset output at the slice level caused by differences of core response. This is called the core dispersion.

If the sense amplifier is both statically and dynamically balanced, then each half of the differential amplifier and slicer will have equal gain and two equal response waveforms will be produced as the computer cycles through the alternating core arrangement. Slightly readjust the potentiometer on the sense amplifier to minimize the difference between the two falling and rising waveforms: try to get the rising waveforms to coincide. If the sense amplifier cannot be dynamically balanced, it must be removed and repaired.


If any core has a slow response time, the falling waveform will be delayed and/or distorted (See Figure 8). If this occurs, the core stack must be rejected. To look at a specific location, connect a temporary jumper from ground to PD18D, shorting out the COUNT PC pulse. Then set the switch register to the address desired, press LOAD ADDRESS, and finally press START.

If there is a lot of time jitter in the falling and rising waveforms, it can be caused by excessive core dispersion, poor common mode rejection in the differential amplifiers, or read and write currents that are too great or which do not change linearly. Poor common mode rejection can be recognized because other sense amplifiers will not show this problem. When this occurs, the sense amplifier must be removed and repaired. When the problem is in the memory, examine the read and write current waveforms carefully. If they are smooth and the proper size ($33\emptyset$ milliamperes), then the core stack has too much dispersion and it must be rejected. However, try a smaller read and write

Core = \emptyset ,
pins E & F



Core = 1,
pins E & F



Slicer output,
pin J and
Strobe, pin L




Figure 8. Typical Sense Amplifier Output Waveforms

current (and consequently a smaller inhibit current) and see if this improves the slicer waveforms. (Be sure you can get a 2 volt core=1 response from the differential amplifiers).

Repeat the above process for every bit, placing the jumper and probes at the locations listed below.

<u>Bit</u>	<u>Ground Jumper</u>	<u>Probe 1 (slicer)</u>	<u>Probe 2 (amplifier)</u>
∅	MC21D	MA25J	MA25E or F
1	MC21T	MB25J	MB25E or F
2	MC22D	MA26J	MA26E or F
3	MC22T	MB26J	MB26E or F
4	MC24D	MA27J	MA27E or F
5	MC24T	MB27J	MB27E or F
6	MD21D	MA28J	MA28E or F
7	MD21T	MB28J	MB28E or F
8	MD22D	MA29J	MA29E or F
9	MD22T	MB29J	MB29E or F
1∅	MD24D	MA3∅J	MA3∅E or F
11	MD24T	MB3∅J	MB3∅E or F
P	MC25T	MA31J	MA31E or F

STROBE

Turn the POWER switch off, replace the B36∅ in MD2∅, and ground MD24T with a temporary jumper. Turn the POWER switch back on, and press START. Place probe 1 on MB3∅J and observe the output of the bit 11 slicer. Place probe 2 on MB3∅T and observe the MEMORY STROBE pulse. Adjust the delay line on the B36∅ at MD2∅ until the leading edge of the MEMORY STROBE pulse occurs at or just past the midpoint of the slice output. Refer to Figure 9 for typical waveforms.

Check the SAll pulse output by moving probe 1 to MB3∅K. The pulse must go positive to -∅.3 volts at least, and must be at least 8∅ nanoseconds wide. If not, the sense amplifier module must be removed and repaired. Then check all the other output pulses by grounding the corresponding inhibit driver inputs. (Note that the instruction register decoder may require ground jumpers on PB27H, PB27F, and PB27L in order to cycle when grounding bits ∅, 1, and 2).

200ns




Figure 9. Strobe Operations Flow Diagram

<u>Bit</u>	<u>Ground Jumper</u>	<u>Probe 1 (pulse output)</u>
Ø	MC21D	MA25K
1	MC21T	MB25K
2	MC22D	MA26K
3	MC22T	MB26K
4	MC24D	MA27K
5	MC24T	MB27K
6	MD21D	MA28K
7	MD21T	MB28K
8	MD22D	MA29K
9	MD22T	MB29K
1Ø	MD24D	MA3ØK
11	MD24T	MB3ØK
P	MC25T	MA31K

All about 200ns

Remove all jumpers when finished. Then check that both 1's and Ø's can be deposited and examined throughout the memory.

MARGINS

If the ASR 33 or other paper tape reader is available and working, first load the RIM Loader subroutine into memory (see Appendix 1), then read in the checkerboard-low tape. If a paper tape reader is not available, load this program in memory manually. Set the Switch Register (SR) to ØØØ1 and press LOAD ADDRESS, then set the SR to Ø1ØØ* and press START.

Place probe 1 on the slice level bus (H terminals in MA25-31 and MB25-30) and probe 2 on the output of some differential amplifier (terminal E or F in MA25-31 or MB25-3Ø). Set both channels for a gain of 2 volts per centimeter with ground reference on the lowest grid line.

Turn the SENSE AMP switch on the memory wing to MC, then very slowly decrease the +1Ø volt marginal voltage. When the program halts at location 71, record the contents of the ACCUMULATOR indicators (the bit that is on or off is the bit (sense amplifier) that failed) and the marginal voltage. Then return the marginal voltage to +1Ø volts and press CONTINUE.

* For EMI or Ferroxcube core memories. Refer to the Maindec 8Ø2 write-up if other memories are used.

The computer will halt again at location 74, with the ACCUMULATOR indicators containing the address where the error occurred. The sense amplifiers must be able to operate with the marginal voltage reduced 5.5 volts (to +4.5 volts), and normally will operate 6 volts below normal (at +4 volts).

Press CONTINUE again to resume testing, and slowly increase the +10 volt marginal voltage until the program again halts at location 71. Once again note which single bit in the ACCUMULATOR indicators is on or off, decrease the marginal voltage to +10 volts, then press CONTINUE. Now note the address, and press CONTINUE again to resume testing. The sense amplifiers must be able to operate with the marginal voltage increased 5.5 volts (to +15.5 volts), and normally will operate 6 volts above normal (at +16 volts).

If the voltage spread is at least 11 volts and centered at +10 volts, then the memory is working passably (it's working well if the spread is 12 volts or more). If the spread is reasonably wide but not centered, set the marginal voltage to whichever margin it will work at, then change the slice level until the program fails at this point. Return the marginal voltage to normal, press CONTINUE twice to restart the program, and vary the marginal voltage to the other extreme until the program again fails. In this manner the marginal spread can be centered using the slice level.

Rebalancing a sense amplifier can also help it to meet the marginal conditions. With the program running at normal marginal voltage, place probe 1 on terminal J of the sense amplifier that fails at high margins and observe the slicer output. Then place probe 2 on the MEMORY STROBE bus (terminal L) and adjust the two traces for a common ground reference. Now increase the marginal voltage and observe the slicer output move to the left as the sense amplifier speeds up. When the program fails (the trailing edge of the strobe pulse will occur with the trailing edge of the slicer output), reduce the marginal voltage a little bit and restart the program (by pressing CONTINUE twice), then adjust the balance potentiometer on the sense amplifier module until the two traces at the trailing edge of

the slicer output are as nearly together as possible. Then increase the marginal voltage again and see if it has improved enough. If it has, then check the lower marginal voltage limit to see if it has changed.

The same procedure can be used to improve the lower marginal voltage limits. In this case, the slicer output moves to the right as the sense amplifiers slow down.

If the same bit fails at both the upper and lower limits, it is due to either a poor core output in that plane, or a low sense amplifier gain, or both. Place probe 1 on terminal J of this module, and probe 2 on all the other slicer outputs (terminal J) and observe the relative widths of the waveforms when the program is running at normal margins. Find the sense amplifier with the widest response, and swap the two modules (be sure to turn the POWER switch off). Then check to see how much this has improved the margins.

Changing the read/write current, inhibit current, and/or the second stage clamp voltage can improve the marginal voltage limits slightly if done correctly. However, once any of these are changed, the slice level and probably one or more of the others must also be readjusted and a new set of marginal voltage limits established. Increasing the read and write currents increases the core=1 response and the noise in the rest of the core. The optimal inhibit current will produce the smallest core=0 response (as seen on terminals E and F). The second stage clamp voltage changes the operating level of both the second stage of the differential amplifiers and the slicer, with only small changes in gain and common mode noise rejection. The second stage clamp should only be changed slightly if limiting is noticed on one side of any sense amplifier output at either terminal E or F.

APPENDIX 1

RIM LOADER

The readin mode (RIM) loader is a short program that reads the contents of another program tape and loads it into memory. The program tape must be punched in the RIM format, i.e., first an absolute address and then the information to be placed in that address. This program will only work with the 33 ASR reader, and must be loaded into memory manually.

<u>Location</u>	<u>Content</u>	<u>Mnemonic</u>	<u>Comments</u>
7700	6032	KCC	/Clear ac and reader flag.
7701	6031	KSF	/Skip if flag is set.
7702	5031	JMP .-1	/Do it again if flag is clear.
7703	6036	KRB	/Read buffer when filled.
7704	7106	CLL RTL	/Clear link and rotate left twice.
7705	7006	RTL	/Rotate left twice again for check
7706	7510	SPA	/Skip if not leader or trailer.
7707	5301	JMP 7701	/Repeat if leader or trailer.
7710	7006	RTL	/Rotate left twice if program.
7711	6031	KSF	/Skip if flag is set.
7712	5311	JMP .-1	/Do it again if flag is clear.
7713	6034	KRS	/Read buffer without clearing ac.
7714	7420	SNL	/Skip if link is set.
7715	3720	DCA I .+3	/Deposit information in address.
7716	3320	DCA .+2	/Deposit address.
7717	5300	JMP 7700	/Repeat the entire program.
7720	0000	Z	/Storage for absolute address.

APPENDIX 2

CHECKERBOARD

The following programs are Checkerboard-Low and Checkerboard-High. These may be loaded manually into memory in the event that the program tapes are not available, the RIM Loader is not working, or these programs do not work correctly. For a full description, flow chart, and operating instructions, refer to the MAINDEC 802 Memory Checkerboard Test manual.

Location			Instruction		
Low	High	Tag	Low	High	Mnemonic
1	7450		7121	7121	CLL CML IAC
2	7451		3107	3353	DCA COM
3	7452	STX	7604	7604	LAS
4			1111		TAD MUD
5	7453		3105	3354	DCA PAT
6			1111		TAD MUD
7	7454		3106	3355	DCA SA
10	7455	STB	2107	2353	ISZ COM
11	7456		1107	1353	TAD COM
12	7457		0103	0352	AND DOT
13	7460		7640	7640	SZA CLA
14	7461		1102	1351	TAD NOT
15	7462		1077	1350	TAD HOT
16	7463		3025	3272	DCA Y
17		STC	1101		TAD POT
	7464	STC		1347	TAD SOT
20	7465		1106	1355	TAD SA
21	7466		7650	7650	SNA CLA
22	7467		5003	5252	JMP STX
23	7470		1105	1355	TAD PAT
24	7471		0100	0346	AND ROT
25	7472	Y	0000	0000	
26	7473		1102	1351	TAD NOT
27	7474		1077	1350	TAD HOT
30	7475		3033	3300	DCA X
31	7476		1105	1354	TAD PAT
32	7477		0103	0352	AND DOT

33	7500	X	0000	0000	CMA
34	7501		7040	7040	SNL
35	7502		7420	7420	JMP CCK
36	7503		5047	5314	DCA I SA
37	7504		3506	3755	DCA I SA
40	7505	STD	2106	2355	ISZ SA
41	7506		2105	2354	ISZ PAT
42	7507		1106	1355	TAD SA
43	7510		0104	0345	AND BOT
44	7511		7650	7650	SNA CLA
45	7512		5017	5264	JMP STC
46	7513		5031	5276	JMP X-2
47	7514	CCK	3110	3356	DCA WRD
50	7515		1506	1755	TAD I SA
51	7516		7041	7041	CMA IAC
52	7517		1110	1356	TAD WRD
53	7520		7640	7640	SZA CLA
54	7521		5070	5335	JMP CC3
55	7522		1110	1356	TAD WRD
56	7523		7040	7040	CMA
57	7524		3506	3755	DCA I SA
60	7525		1506	1755	TAD I SA
61	7526		7001	7001	IAC
62	7527		1110	1356	TAD WRD
63	7530		7640	7640	SZA CLA
64	7531		5070	5335	JMP CC3
65	7532	CC2	1110	1356	TAD WRD
66	7533		7100	7100	CLL
67	7534		5037	5304	JMP STD -1
70	7535	CC3	1506	1755	TAD I SA
71	7536	E1	7402	7402	HLT
72	7537		7200	7200	CLA
73	7540		1106	1355	TAD SA
74	7541	E1A	7402	7402	HLT
75	7542		7300	7300	CLA CLL
	7543			7300	CLA CLL
76	7544	CC4	5065	5332	JMP CC2
77	7550	HOT	7640	7640	/Constant
100	7546	ROT	0200	0200	/Constant
101		POT	0100	0100	/Constant
102	7551	NOT	0010	0010	/Constant
103	7552	DOT	0002	0002	/Constant

104	7545	BOT	0077	0077	/Constant
105	7554	PAT	0000	0000	/Variable
106	7555	SA	0000	0000	/Variable
107	7553	COM	0000	0000	/Variable
110	7556	WRD	0000	0000	/Variable
111		MUD	0000	0000	/Constant
	7547	SOT	0112	0400	/Constant