
Digital Equipment Corporation Nashua, New Hampshire 03063 digital

# Chipkit users manual




## CONTENTS

INTRODUCTION	1
BRIEF SPECIFICATIONS OF INTEGRATED CIRCUITS	3
DC003 INTERRUPT LOGIC	
Description	4
Logic Diagram	4
Pin Diagram	4
Pin/Signal Description	5
Electrical Characteristics	7
Timing Diagrams	12
DC004 PROTOCOL LOGIC	
Description	13
Logic Diagram	13
Pin Diagram	13
Pin/Signal Description	14
Flectrical Characteristics	16
Timing Diagram	21
Loading Configurations	21
Timing vs. Loading Table	22
DC005 TRANSCEIVER LOGIC	
Description	23
Logic Diagram	24
Pin Diagram	24
Pin/Signal Description	24
Flectrical Characteristics	26
Timing Diagrams	32
DC006 WORD COUNT/BUS ADDRESS LOGIC	
Description	33
Logic Block Diagram	
Logic Diagram	34
Pin Diagram	34
Truth Table	34
Pin/Signal Description	3:
Flactrical Characteristics	3
Input Voltage Waveform	4(
Output Voltage Waveform	4(
Timing Diagram	4
Setup Time/Pulse Width Switching Characteristics Table	4
Switching Characteristics Table	42

DC010 DIRECT MEMORY ACCESS LOGIC	
Description	4
Logic Diagram	4
Pin Diagram	4
Truth Table	4
Pin/Signal Description	4
Electrical Characteristics	4
Voltage Waveforms	50
Timing Diagrams	. 50
Setup Time/Pulse Width Switching Characteristics Table	51
Switching Characteristics Table	. 54
	. 5-
BUS RECEIVERS AND BUS DRIVERS	55
APPLICATIONS	
General	5.5
Program Control CHIPKIT Application	. 50
DMA CHIPKIT Application	67
	. 07
HARDWARE FOR CHIPKITS	
General	95
Cable BC07D-10	. 05
Module W9512	. 86
	. 50
APPENDIX	
LSI-11 Bus Timings	. 87

#### INTRODUCTION

This Users Manual contains descriptions, specifications, and circuit diagrams for the five integrated circuits available in CHIPKITS for use in LSI-11 bus interfaces. The bus receiver and bus driver chips usually used with the LSI-11 are also covered, and the W9512 wire wrappable module included with the designers kits is described.



DCK11-AC and AD CHIPKITS include LSI IC chips, a wire wrappable board, and an interface cable.

The DCK11 series of proprietary LSI integrated circuits, developed by DIGITAL for its own use, is now available to LSI-11 users. These ICs, available in sets called CHIPKITS, make design of LSI-11 bus interfaces easier than ever. Prior to these kits, a designer of custom LSI-11 program control or Direct Memory Access (DMA) interfaces had two alternatives: modify a standard product or design a new one. Now there is a third choice that will be the best—the CHIPKIT. The kits contain the ICs needed to build the foundation of nearly any LSI-11 interface, and are available either with or without a DIGITAL wire wrappable board and plug-in cable. For spares or special applications, the individual ICs are available in tubes of 18 of one type.

The CHIPKITS minimize the chip count required to implement bus circuitry. This permits the designer to build an interface foundation on the double-height wire wrappable board provided, and still have ample room left for his special circuitry. The compraratively small chip count results in backplane space savings, increased system reliability, lower system cost, and a greater opportunity for value to be added by the CHIPKIT customer to the finished product.

The CHIPKITS in this program are:

DCK11-AC Designers Program Control Bus Interface CHIPKIT, consisting of:

1 DC003 Interrupt Chip

1 DC004 Protocol Chip

4 DC005 Transceiver/Address Decoder/Vector Select Chips

1 W9512 Double-height, extended-length, wire wrappable module

1 BC07D-10 ten-foot, 40-conductor plug-in cable

DCK11-AA Program Control Bus Interface CHIPKIT, consisting of the six chips of the above DCK11-AC, but no module or cable.

These kits are ideal for building the foundations of program control bus interfaces to the LSI-11. They are functionally similar to DIGITAL's DRV11-P Bus Foundation Module, an assembled, ready-to-use option.

DCK11-AD Designers DMA Bus Interface CHIPKIT, consisting of:

1 DC003 Interrupt Chip

1 DC004 Protocol Chip

4 DC005 Transceiver/Address Decoder/Vector Select Chips

2 DC006 Word Count/Bus Address Chips

1 DC010 DMA Control Chip

1 W9512 Double-height, extended-length, wire wrappable module

BC07D-10 ten-foot, 40-conductor plug-in cable

DCK11-AB DMA Bus Interface CHIPKIT, consisting of the nine chips of the above DCK11-AD, but no module or cable

These kits are ideal for building the foundations of DMA bus interfaces to the LSI-11. They are functionally similar to DIGITAL's DRV11 B General Purpose DMA Interface Module.

#### **Additional Information**

To learn more about CHIPKIT applications, pricing, etc., call Digital's Sales . Support experts, 9:00 AM to 5:00 PM Eastern time: (603) 884-7009.

#### **Brief Specifications of CHIPKIT Integrated Circuits**

#### **Absolute Maximum Ratings:**

Supply Voltage (Vcc) Input Voltage (VI) +5.5V

Operating Temp. (Ta) +32°F to +158°F (0°C to +70°C) Storage Temp. (Ts) -149°F to +302°F (-65°C to +150°C)

#### **Recommended Operating Conditions:**

4.75V (Min.) 5.0V (Norm), 5.25V (Max) Supply Voltage (Vcc)

DC003: 140 mA (Max) Supply Current (Vcc)

DC004, DC005: 120 mA (Max) DC006: 170 mA (Max) DC010: 160 mA (Max)

#### Free Air Temperature Relative Humidity

+32°F to +158°F (0°C to +70°C) 10% to 95%, non-condensing

#### **Physical Dimensions:**

DC003, 18-pin DC004, 20-pin 0.3" center DEC 19-12730-00 DEC 19-12729-00 DEC 19-13040-00 0.3" center 0.3" center DC005, 20-pin 0.3" center DEC 19-14035-00 DC006, 20-pin DC010, 20-pin W9512 Wire 0.3" center DEC 19-14038-00

Double height, extended length, single width.

Wrappable Module

10', 40-conductor ribbon cable, with 40-pin (female) mating connector (H856) installed on one end only; BC07D-10 Cable

prestripped on other end.

Detailed specifications, circuit diagrams, pin/signal descriptions, and timing diagrams for each IC follow in this Users Manual.

## DC003 Interrupt Logic (DEC #19-12730-00)

The interrupt chip is an 18-pin, 0.762 cm center ×2.349 cm long (max) (0.3 in center × 0.925 in long) dual-in-line-package (DIP) device that provides the circuits to perform an interrupt transaction in a computer system that uses a daisy-chain type of arbitration scheme. The device is used in peripheral interfaces to provide two interrupt channels labeled "A" and "B," with the A section at a higher priority than the B section. Bus signals use high-impedance input circuits or high current open-collector outputs, which allow the device to directly attach to the computer system bus. Maximum current required from the V<sub>CC</sub> supply is 140 mA.

Figure 1 is a simplified logic diagram of the DC003 IC. Figure 2 shows the test conditions used to derive the data presented in the Electrical Characteristics. Figure 3 shows the timing for the "A" interrupt section while Figure 4 shows the timing for both "A" and "B" interrupt sections. Table 1 describes the signals and pins of the DC003 by pin and signal name.




Figure 1 DC003 Simplified Logic Diagram

Table 1 DC003 Pin/Signal Descriptions

Pin	Signal	Spec Group	Description
1	VECTOR H		Interrupt Vector Gating. This signal should be used to gate the appropriate vector address onto the bus and to form the bus signal called BRPLY L.
2	VECRQSTB H	1	Vector Request "B." When asserted, indicates RQST "B" service vector address is required. When unasserted, indicates RQST "A" service vector address is required. VECTOR H is the gating signal for the entire vector address; VECRQSTBH is normally bit 2 of the vector address.
3	BDIN L	111	Bus Data In. This signal, generated by the processor BDIN, always precedes a BIAK signal.
4	INITO L	I.	Initialize Out. This is the buffered BINIT L signal used in the device interface for general initialization.
5	BINIT L	111	Bus Initialize. When asserted, this signal brings all driven lines to their unasserted state (except INITO L).
6	BIAKO L	11 2	Bus Interrupt Acknowledge (Out). This signal is the daisy-chained signal that is passed by all devices not requesting interrupt service (see BIAKI L). Once passed by a device, it must remain passed until a new BIAKI L is generated.
7	BIAKI L	III	Bus Interrupt Acknowledge (In). This signal is the processor's response to BIRQ L true. This signal is daisy-chained such that the first requesting device blocks the signal propagation while non-requesting devices pass the signal on as BIAKO L to the next device in the chain. The leading edge of BIAKI L causes BIRQ L to be unasserted by the requesting device.

<sup>\*</sup>Open collector with 1K ohm pullup resistor

Table I DC003 Pin/Signal Descriptions (Cont)

Pin	Signal	Spec Group	Description
8	BIRQ L	11	Bus Interrupt Request. This signal is generated when this device needs to interrupt the processor. The request is generated by a false to true transition of the RQST signal along with the associated true interrupt enable signal. The request is removed after the acceptance of the BDIN L signal and on the leading edge of the BIAKI L signal or the removal of the associated interrupt enable or the removal of the associated request signal.
10 17	RQSTB H RQSTA H	111	Device Interrupt Request. When asserted with the enable flip-flop set, will cause the assertion of BIRQ L on the bus. This signal line normally remains asserted until the request is serviced.
11 16	ENBST H ENAST H	1	Interrupt Enable Status. This signal indicates the state of the interrupt enable internal flip-flop which is controlled by the signal ENX (where X is either A or B) DATA H and the ENX (where X is either A or B) CLK H clock line.
12 15	ENBDATA H ENADATA H	1	Interrupt Enable Data. The level on this line, in conjunction with the ENX (where X is either A or B) CLK H signal, determines the state of the internal interrupt enable flip-flop. The output of this flip-flop is monitored by the ENX (where X is either A or B) ST H signal
.3 .4	ENBCLK H	1	Interrupt Enable Clock. When asserted (on the positive edge), interrupt enable flip-flop assumes the state of the ENX (where X is either A or B) DATA H signal line.

#### Specifications

#### DC003 Electrical Characteristics

# DC003 TTL (Non-Bus) Interface (Specification Group I – TTL Input and Output Pins)

Parameter			Requirements		
Name	Symbol	Conditions*	Min	Max	Unit
High-level input voltage	Viii	(See Fig. 2A, 2B)	2.0		٧
Low-level input voltage	٧٠	(See Fig. 2A, 2B)		8.0	٧
Input clamp volt- age	V,	$V_{cc} = 4.75 \text{ V}$ $I_i = -18 \text{ mA}$ (See Fig. 2C)		-1.2	٧
High-level output voltage	Vон	$V_{cc} = 4.75 \text{ V}$ $I_0 = -1 \text{ mA}$ (See Fig. 2A)	2.7		V
Low-level output voltage	Vol	$V_{cc} = 4.75 \text{ V}$ $I_0 = 20 \text{ mA}$ (See Fig. 2B)		0.5	٧
Input current: at maximum input voltage	l.	$V_{cc} = 5.25 \text{ V}$ $V_i = 5.5 \text{ V}$ (See Fig. 2D)		1	mA
High-level input current	l <sub>im</sub>	$V_{cc} = 5.25 \text{ V}$ $V_1 = 2.7 \text{ V} \uparrow$ (See Fig. 2D)		50	μ <b>A</b>
Low-level input current	lu .	$V_{cc} = 5.25 \text{ V}$ $V_1 = 0.5 \text{ V}$ (See Fig. 2E)		-0.55	mA
Short-circuit out- put current	los	V <sub>cc</sub> = 5.25 V§ (See Fig. 2F)	<del>-4</del> 0	-100	mA
Supply current	Icc	$V_{cc} = 5.25 \text{ V}$ (See Fig. 2G)		140	mA

<sup>\*</sup>Ambient operating temperature (TA) =  $0^{\circ}$  to  $+70^{\circ}$  C unless otherwise specified.

 $t IiH = 100 \mu A$  at pins 12 and 15.

 $<sup>\</sup>ddagger$  In = -2.0 mA at pins 12 and 15.

<sup>§</sup> Not more than one output shall be shorted at a time and duration shall not exceed 1 second.

Does not apply to pin 4.

DC003 Bus Driver (Specification Group II - Open Collector)

Parameter	e .		Requirements		
Name	Symbol	Conditions <sup>1</sup>	Min	Max	Unit
Output reverse current	lox	V <sub>CC</sub> = 4.75 V V <sub>OH</sub> = 3.5 V (See Fig. 2A)		25	μA
Low-level output voltage	Vol	Vcc =4.75 V Isinx = 70 mA Isinx = 16 mA (See Fig. 2B)		0.8 0.5	V

<sup>&</sup>lt;sup>1</sup>Ambient operating temperature  $(T_A) = 0^\circ$  to  $+70^\circ$  C unless otherwise specified.

DC003 Bus Receiver (Specification Group III - High Input Z)

Paramete	Parameters					
Name	Symbol	Conditions <sup>1</sup>	Min	Requiren Max	nents Unit	
High-level input voltage	V <sub>IH</sub>	V <sub>cc</sub> = 4.75 V V <sub>cc</sub> = 5.25 V (See Fig. 2A, 2B)	1.53 1.70		V	
Low-level input voltage	VIL	$V_{cc} = 4.75 \text{ V}$ $V_{cc} = 5.25 \text{ V}$ (See Fig. 2A, 2B)		1.30 1.47	<b>v</b>	
Input clamp voltage	Vı	$V_{cc} = 4.75 \text{ V}$ $I_1 = -18 \text{ mA}$ $I_2 = +18 \text{ mA}$ (pins 10 and 17 only) (See Fig. 2C)		-1.2 6.25	V V	
ligh-level input surrent	Ін	$V_i = 3.8 \text{ V}$ $V_{cc} = 0.\text{ V}$ (Do not do for pins 10 and 17) $V_{cc} = 5.25 \text{ V}$ (See Fig. 2D)		40 40	μ <b>Α</b> μ <b>Α</b>	
ow-level input urrent	l <sub>ic</sub>	V <sub>1</sub> = 0 V V <sub>cc</sub> = 0 V (Do not do for pins 10 and 17) V <sub>cc</sub> = 5.25 V		-10 -10	μΑ	

<sup>&</sup>lt;sup>1</sup>Ambient operating temperature  $(T_a) = 0^\circ$  to  $+70^\circ$  C unless otherwise specified.




Figure 2A — DC Test Circuit (V<sub>IH</sub>,  $V_{IL}$ ,  $V_{OH}$ ,  $I_{OH}$ )




Figure 2B — DC Test Circuit ( $V_{\text{IM}}$ ,  $V_{\text{IL}}$ ,  $V_{\text{OL}}$ )




Figure 2C - DC Test Circuit (Vi)




Figure 2D - DC Test Circuit (I., I.m)




Figure 2E — DC Test Circuit (In)




Figure 2F — DC Test Circuit (los)




Figure 2G — DC Test Circuit (Icc)




Figure 3 DC003 "A" Interrupt Section Timing Diagram




Figure 4 DC003 "A" and "B" Interrupt Sections
Timing Diagrams

#### DC004 PROTOCOL LOGIC (DEC #19-12729-00)

The protocol chip is in a 20-pin 0.762 cm center X 2.74 cm long (0.3 in center X 1.08 in long) DIP device that functions as a register selector, providing the signals to control data flow into and out of up to four word registers (eight bytes). Bus signals can directly attach to the device because receivers and drivers are provided on the chip. An RC delay circuit is provided to slow the response of the peripheral interface to data transfer requests. The circuit is designed such that if tight tolerance is not required, then only an external 1 K  $\pm$  20 percent resistor is necessary. External RCs can be added to vary the delay (see Table 3). Maximum current required from the Vcc supply is 120mA.

Figure 5 is a simplified logic diagram of the DC004 IC. Signal timing with respect to different loads is shown in Table 3 and in Figure 7. Figure 6 shows the test conditions used while Figure 8 shows the loading for the test conditions. Signal and pin definitions for the DC004 are presented in Table 2.



NOTE
The pin names shown in this diagram are for the situation where the DC004 is connected to the internal 3-state bus of the DC005s not connected directly to the LSI-11 bus.




Figure 5 DC004 Simplified Logic Diagram

BDOUT	BWTBT )	BDALO	OUTHB	OUTLB
0		0 0	0	0
00	0	1	13 1	0
1				

Table 2 DC004 Pin/Signal Descriptions

Table 2 DC004 PIN/Signal Descriptions						
Pin	Signal	Spec Group	Description			
1	VECTOR H	. 1	Vector. This input causes BRPLY L to be generated through the delay circuit. Independent of BSYNC L and ENB H.			
2 3 4	BDAL2 L BDAL1 L BDAL0 L	    	Bus Data Address Lines. These signals are latched at the assert edge of BSYNC L Lines 2 and 1 are decoded for the select outputs; line 0 is used for byte selection.			
5	BWTBT L	11	Bus Write/Byte. While the BDOUT L input is asserted, this signal indicates a byte or word operation: Asserted = byte, unasserted = word. Decoded with BDOUT L and latched BDALO L to form OUT LB L and OUT HB L			
6	BSYNC L	11	Bus Synchronize. At the assert edge of this signal, address information is trapped in four latches. While unasserted, disables all outputs except the vector term of BRPLY L.			
7	BDIN L	II	Bus Data In. This is a strobing signal to effect a data input transaction. Generates BRPLY L through the delay circuit and INWD L			
8	BRPLY L	Ш	Bus. Reply. This signal is generated through an RC delay by VECTOR H OR'd with BDIN L or BDOUT L and the AND of BSYNC L and latched ENB H.			
9	BDOUT L	11	Bus Data Out. This is a strobing signal to effect a data output transaction. Decoded with BWTBT L and BDALO to form OUT LB L and OUT HB L Generates BRPLY L through the delay circuit.			
11	INWD L	ı	In Word. Used to gate (read) data from a selected register onto the data bus. Enabled by BSYNC L and strobed by BDIN L.			
12	OUT LB L	i i	Out Low Byte, Out High Byte. Used to load (write) data into the lower, higher, or both bytes of a selected register. Enabled by BSYNC L and decode of BWTBT L and latched BDALO L, and strobed by BDOUT			

Table 2 DC004 Pin/Signal Descriptions (Cont)

Pin	Signal	Spec Group	Description
14 15 16 17	SELO L SEL2 L SEL4 L SEL6 L		Select Lines. One of these four signals is true as a function of BDAL2 L and BDAL1 L if ENB H is asserted at the assert edge of BSYNC L. They indicate that a word register has been selected for a data transaction. These signals never become asserted except at the assertion of BSYNC L (then only if ENB H is asserted at that time) and once asserted, are not unasserted until BSYNC L becomes unasserted.
18	RXCX H	III	External Resistor Capacitor Node. This node is provided to vary the delay between the BDIN L, BDOUT L, or VECTOR H inputs and BRPLY L output. The external resistor should be tied to Vcc and the capacitor to ground. As an output, it is the logical inversion of BRPLY L.
19	ENB H	j*	Enable. This signal is latched at the asserted edge of BSYNC L and is used to enable the select outputs and the address term of BRPLY L.

<sup>\*</sup> TTL input with 850  $\Omega$  pull-up resistor to VCC.

## DC004 Electrical Characteristics

TTL (Non-Bus) Interface (Specification Group I – TTL Input and Output Pins)

Parameter	•		-	Requiren	nents
Name	Symbo	Conditions°	Min	Max	Unit
High-level input voltage	Vim	(See Fig. 6A, 6B)	2.0		٧
Low-level input voltage	VIL	(See Fig. 6A, 6B)		0.8	<b>V</b>
Input clamp voltage	Vı	$V_{cc} = 4.75 \text{ V}$ $I_1 = -18 \text{ mA}$ (See Fig. 6C)		-1.2	٧
High-level output voltage	VoH	$V_{cc} = 4.75 \text{ V}$ $I_0 = -1 \text{ mA}$ (See Fig. 6A)	2.7		٨
Low-level output voltage	Vol	$V_{cc} = 4.75 \text{ V}$ $I_0 = 20 \text{ mA}$ (See Fig. 6B)		0.5	<b>V</b> .
nput current at maximum input voltage	1,	$V_{cc} = 5.25 \text{ V}$ $V_i = 5.5 \text{ V}$ (See Fig. 6D)		1	mΑ
ligh-level input urrent	l <sub>im</sub>	$V_{cc} = 5.25 \text{ V}$ $V_i = 2.7 \text{ V} \uparrow$ (See Fig. 6D)		50	<b>μΑ</b>
ow-level input urrent	In	$V_{cc} = 5.25 \text{ V}$ $V_i = 0.5 \text{ V}$ (See Fig. 6E)		-0.70	mA
hort-circuit utput current	los	Vcc = 5.25 V‡ (See Fig. 6F)	<b>-</b> 40	-100	mA
upply current	Icc	Vcc =5.25 V (See Fig. 6G)		120	mA

<sup>\*</sup>Ambient operating temperature  $(T_A) = 0^\circ$  to  $+70^\circ$  C unless otherwise specified.

<sup>†</sup> Limits for pin 19 are:

 $I_1 = 1.40$  mA;  $I_{1H} = -2.25$  mA min, -3.85 mA max.  $I_{1L} = -4.5$  mA min, -8.0 mA max.

Not more than one output shall be shorted at a time and the duration shall not exceed 1 second.

# DC004 Bus Receiver (Specification Group II - High Input Z)

Parameter			R	equirem	ents
Name	Symbol	Conditions*	Min	Max	Unit
High-level input voltage	V <sub>JH</sub>	$V_{cc} = 4.75 \text{ V}$ $V_{cc} = 5.25 \text{ V}$ (See Fig. 6A, 6B)	1.53 1.70		V
Low-level input voltage	Vii	$V_{cc} = 4.75 \text{ V}$ $V_{cc} = 5.25 \text{ V}$ (See Fig. 6A, 6B)		1.30 1.47	<b>v</b>
Input clamp voltage	Vı	$V_{cc} = 4.75 \text{ V}$ $I_1 = -18 \text{ mA}$ (See Fig. 6C)		-1.2	٧
High-level input current	Іњ	$V_{r} = 3.8 \text{ V}$ $V_{cc} = 0 \text{ V}$ $V_{cc} = 5.25 \text{ V}$ (See Fig. 6D)		40 40	μ <b>Α</b> μ <b>Α</b>
Low-level input current	lu.	V <sub>1</sub> = 0V V <sub>cc</sub> = 0 V V <sub>cc</sub> = 5.25 V (See Fig. 6E)		-10 -10	μ <b>Α</b> μ <b>Α</b>

<sup>\*</sup>Ambient operating temperature (Ta) =  $0^{\circ}$  to  $+70^{\circ}$  C unless otherwise specified.

# DC004 Bus Driver (Specification Group III - Open Collector)

Parameter			Requirement		
Name	Symbol	Conditions*	Min	Max	Unit
Output reverse current	Іон	$V_{CC} = 4.75 \text{ V}$ $V_{CH} = 3.5 \text{ V}$ (See Fig. 6A)		25†	μА
Low-level output voltage	Vol	Vcc = 4.75 V Isink = 70 mA‡ Isink = 16 mA‡ Isink = 15 mA§ (See Fig. 6B)		0.8 0.5 0.5	v v v

<sup>\*</sup>Ambient operating temperature (Ta) =  $0^{\circ}$  to  $70^{\circ}$  C unless otherwise specified. †65 µA for pin 18 (RXCX H).

<sup>‡</sup> Applies to Pin 8 (BRPLY L) only. § Applies to Pin 18 (RXCX H) only.




Figure 6A DC Test Circuit (VIH. VIL VOH. 10H)




Figure 6B DC Test Circuit ( $V_{IM}$ ,  $V_{IL}$ ,  $V_{OL}$ )




Figure 8C DC Test Circuit (Vi)




Figure 6D DC Test Circuit (II, IIH)




Figure 6E DC Test Circuit (IIL)




Figure 6F DC Test Circuit (los)




Figure 6G DC Test Circuit (Icc)




Figure 7 DC004 Timing Diagram




Figure 8 DC004 Loading Configurations for Table 3

Table 3 DC004 Signal Timing vs Output Loading

	Signal	With Respect to	Signal	Condi- tion		t Being ed (ns) Max		rt Being ed (ns) Max	Fig. 5 Reference
,-a	SEL (0.2,4,6) (Load B)	L	BSYNC L	2	15	40	5	30	T5, T6
(Load B OUT HB (Load B INWD L	OUT LB L (Load B)		BDOUT L	2	5	30	5	30	T9, T10
	OUT HB L (Load B)	•	BDOUT L	2	5	30	5	30	T9, T10
	(Load B)		BDIN L	2	5	30	5	. 30	.T11, T12
Connection (L RX = 330 $\Omega$ ± 5% BF	BRPLY L (Load A)		OUT LB L (Load B)	1 .	20	60	-10	45	T13, T14
	BRPLY L (Load A)		OUT HB L (Load B)	1	20	60	-10	45	T13, T14
	BRPLY L (Load A)		INWD L (Load B)	1	20	60	-10	45	T13, T14
	(Load A)	• .	VECTOR H	-	30	70	0	45	T13, T14
in 18 Connection	BRPLY L (Load A)		OUT LB L (Load B)	1	300	400	-10	45	T13, T14
XX = 4.64K ± 1% XX = 220 pF	BRPLY L (Load A)		OUT HB L (Load B)	1	300	400	-10	45	T13, T14
± 1%	BRPLY L (Load A)		INWD L (Load B)	1	300	400	-10	45	T13, T14
	BRPLY L (Load A)		VECTOR H		330	430	0	45	T13, T14
in 18	RXCX H )		OUT LB L		10	. 50	10	50	T15, T16
± 5%	RXCX H (	Load	OUT HB L		10	50	10	50	T15, T16
	RXCX H A	)	INWD L	·	10	50	10	50	T15, T16
CX = 15 pF ± 5%	RXCX H		VECTOR H	-	10	50	10	50	T15, T16

# DC005 TRANSCEIVER LOGIC (DEC # 19-13040-00)

The 4-bit transceiver is a 20-pin, 0.762 cm center X 2.74 cm long (0.3 in. center X 1.08 in. long) DIP, low-power Schottky device; its primary use is in peripheral device interfaces to function as a bidirectional buffer between a data bus and peripheral device logic bus. It also includes a comparison circuit for device address selection and a constant generator for interrupt vector address generation. The bus I/O port provides high-impedance inputs and high drive (70 mA) open collector outputs to allow direct connection to a computer data bus structure. On the peripheral device side, a bidirectional port is also provided, with standard TTL inputs and 20 mA, tri-state drivers. Data on this port are the logical inversion of the data on the bus side.

Three address "jumper" inputs are used to compare against three bus inputs to generate the signal MATCH. The MATCH output is open collector, which allows the output of several transceivers to be wire-ANDed to form a composite address match signal. The address jumpers can also be put into a third logical state that disables jumpers for "don't care" address bits. In addition to the three address jumper inputs, a fourth high-impedance input line is used to enable/disable the MATCH output.

Three vector jumper inputs are used to generate a constant that can be passed to the computer bus. The three inputs directly drive three of the bus lines, overriding the action of the control lines.

Two control signals are decoded to give three optional states: receive data, transmit data, and disable.

Maximum current required from the VCC supply is 120 mA.

Figure 9 is a simplified logic diagram of the DC005 IC. Timing for the various functions is shown in Figure 11. Signal and pin definitions for the DC005 are presented in Table 4. Figure 10 shows the test conditions used to derive the data listed in the Electrical Characteristics.




Figure 9 DC005 Simplified Logic Diagram

Table 4 DC005 Pin/Signal Descriptions

Pin	Signal	Spec Group	Description
12 11 9 8	BUS(3:0) L BUSO L BUS1 L BUS2 L BUS3 L	+	Bus Data. This set of four lines constitutes the bus side of the transceiver. Open collector outputs; high-impedance inputs. Low = 1.
18 17 7 6	DAT(3:0) H DATO H DAT1 H DAT2 H DAT3 H	 	Peripheral Device Data. These four tristate lines carry the inverted received data from BUS (3:0) when the transceiver is in the receive mode. When in transmit data mode, the data carried on these lines is passed inverted to BUS (3:0). When in the disabled mode, these lines go open (HI-Z). High = 1.

Table 4 DC005 Pin/Signal Descriptions (Cont)

Pin	Signal	Spec Group	Description
	JV(3:1) H		Vector Jumpers. These inputs, with inter
14	JV1 H	٧	nal pull-down resistors, directly drive BU
15	JV2 H	V	(3:1). A low or open on the jumper pin wi
16	JV3 H	٧	cause an open condition on the corresponding bus pin if XMIT H is low. A high
			will cause a one (low) to be transmitted of the bus pin. Note that BUSO L is not con- trolled by any jumper input.
13	MENB L	- 11	Match Enable. A low on this line will en
			able the Match output. A high will force Match low, overriding the match circuit.
3	матсн н	Ш	Address Match. When BUS (3:1) match with the state of JA (3:1) and MENB L is
			low, this output is open; otherwise it is low.
	JA(3:1) L		Address Jumpers. A strap to ground on
1	JA1 L	IV	these inputs will allow a match to occur
2 19	JA2 L JA3 L	IV	with a one (low) on the corresponding BUS line; an open will allow a match with
			a zero (high); a strap to $V_{CC}$ will disconnect the corresponding address bit from the comparison.
5	XMIT H	1	Control Inputs. These lines control the operation of the transceiver as follows.
•	1120 11	·	elation of the transceiver as lonows.
			REC XMIT
			0 0 DISABLE BUS, DAT open
			0 1 XMIT DATA: DAT → BUS 1 0 RECEIVE: BUS → DAT
			1 0 RECEIVE: BUS → DAT 1 1 RECEIVE: BUS → DAT
			neceive BUS → DAT
			To avoid 3-state signal overlap conditions,
			an internal circuit delays the change of modes between XMIT DATA and RECEIVE
			mode and delays 3-state drivers on the DAT lines from enabling. This action is independent of the DISABLE mode.

## DC005 Electrical Characteristics

#### DC005 TTL (Non-Bus) Interface (Specification Group I – TTL Input and Output Pins)

Parameter			1	Requirem	ents
Name	Symbol	Conditions	Min	Max	Unit
High-level input voltage	VIN	(See Fig. 10A, 10B)	2		٧
Low-level input voltage	VIL	(See Fig. 10A, 10B)		8.0	٨
Input clamp voltage	<b>V</b> <sub>i</sub>	$V_{cc} = 4.75 \text{ V}$ I <sub>1</sub> = -18 mA (See Fig. 10C)		-1.2	٧
High-level output voltage	VoH	$V_{cc} = 4.75 \text{ V}$ $I_0 = -1 \text{ mA}$ (See Fig. 10A)	3.65		٧
Low-level output voltage	Vol	$V_{cc} = 4.75 \text{ V}$ $I_0 = 20 \text{ mA}$ (See Fig. 10B)		0.5	V
Input current at maximum input voltage	l <sub>i</sub>	$V_{cc} = 5.25 \text{ V}$ $V_i = 5.5 \text{ V}$ (See Fig. 10D)		1	mA
High-level input current	I <sub>IM</sub>	V <sub>cc</sub> = 5.25 V V <sub>i</sub> = 2.7 V REC XMIT (See Fig. 100)		100 50	μ <b>Α</b> μ <b>Α</b>
ow-level input current	lı.	$V_{cc} = 5.25 \text{ V}$ $V_i = 0.5 \text{ V}$ REC XMIT (See Fig. 10E)		-2.2 -1.1	mA mA
hort-circuit output urrent	los	Vcc = 5.25 V† (See Fig. 10F)	-40	-100	mA
upply current	lcc	V <sub>cc</sub> = 5.25 V (See Fig. 10G)		120	mA
off state (high- mpedance state) utput current DAT pins only)	lo 1044)	$V_{cc} = 5.25 \text{ V}$ $V_i = 3.65 \text{ V}$ $V_i = 0.5 \text{ V}$		100 -0.36	μA mA

<sup>\*</sup>Ambient operating temperature  $(T_A) = 0^\circ$  to  $+70^\circ$  C unless otherwise specified.

<sup>†</sup> Not more than one output shall be shorted at a time and the duration shall not exceed 1 second.

# DC005 Bus Receiver (Specification Group II – High Input Z)

Parameter	7			Requiren	ents
Name	Symbol	Conditions*	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	$V_{cc} = 4.75 \text{ V}$ $V_{cc} = 5.25 \text{ V}$ (See Fig. 10A, 10B)	1.53 1.70		V
Low-level input voltage	Vil	$V_{cc} = 4.75 \text{ V}$ $V_{cc} = 5.25 \text{ V}$ (See Fig. 10A, 10B)		1.30 1.47	V
Input clamp voltage	Vı	$I_1 = -18 \text{ mA}$ $V_{cc} = 4.75 \text{ V}$ (See Fig. 10C)		-1.2	٧
High-level input current (includes open-collector eakage on bus oins)	Tim	$V_i = 3.8 \text{ V}$			
MENB BUS		Vcc = 0 V Vcc = 5.25 V Vcc = 0 V Vcc = 5.25 V (See Fig. 10D)		40 40 65 65	μΑ μΑ μΑ
ow-level input urrent	l <sub>it</sub>	V <sub>i</sub> = 0.5 V V <sub>cc</sub> = 0 V V <sub>cc</sub> = 5.25 V (See Fig. 10E)		-10 -10	μ <b>Α</b> ·

<sup>\*</sup>Ambient operating temperature (T<sub>A</sub>) =  $0^{\circ}$  to  $+70^{\circ}$  C unless otherwise specified.

#### DC005 Bus Driver (Specification Group III - Open Collector)

	Parameter			Requirements			
Name	•	Symbol	Conditions*	Min	Max	Unit	
High-lev current current— output o	-match	Іон	$V_{cc} = 4.75 \text{ V}$ $V_{cH} = 5.25 \text{ V}$ (See Fig. 10A)	TOTAL COLORS	25	μΑ	
Low-leve voltage	loutput	Voc	V <sub>cc</sub> = 4.75 V I <sub>SINK</sub> = 8 mA (Match)		0.5	v	
			Isinc = 70 mA (Bus)		8.0	٧	
			Isine = 16 mA (Bus) (See Fig.10B)		0.5	٧	

<sup>\*</sup>Ambient operating temperature (TA) =  $0^{\circ}$  to  $+70^{\circ}$  C unless otherwise specified.

<sup>†</sup> For bus pins, see III under specification group II.

## DC005 (Specification Group IV - Ternary State Inputs)

Parameter			Requirements			
Name	Symbol	Conditions <sup>1</sup>	Min	Max	Unit	
Low-level input voltage	VIL	(See Fig. 10A)		0.3	٧	
High-level input voltage	VIM	(See Fig. 10A)	4.75		٧	
Open circuit input voltage	Vor	4.75 < V <sub>cc</sub> < 5.25	1	2	٧	

<sup>&</sup>lt;sup>1</sup>Ambient operating temperature  $(T_a) = 0^{\circ}$  to  $+70^{\circ}$  C unless otherwise specified.

## DC005 (Specification Group V - TTL Input with Pull-Down)

Parameter			ı	Requirem	ents
Name	Symbol	Conditions <sup>1</sup>	Min	Max	Unit
High-level input voltage	ViH	(See Fig. 10A)	2		V
Low-level input voltage	VIL	(See Fig. 10A)		8.0	٧
Input clamp voltage	Vi	$V_{cc} = 4.75 \text{ V}$ $I_i = -18 \text{ mA}$ (See Fig. 10C)		-1.2	V
High-level input current	I <sub>IM</sub>	$V_{cc} = 5.25 \text{ V}$ $V_i = 2.4 \text{ V}$ (See Fig. 10D)		1.2	mA
Low-level input voltage forcing input current	٧١١	$V_{cc} = 4.75 \text{ V}$ I <sub>I</sub> = 0.1 mA (See Fig. 10H)		0.8	٧
Input current at low-level	Inc	$V_{cc} = 5 \text{ V}$ $V_i = 0.4 \text{ V}$ (See Fig. 10E)	50	200	μА

<sup>&</sup>lt;sup>1</sup>Ambient operating temperature  $(T_*) = 0^\circ$  to  $+70^\circ$  C unless otherwise specified.




Figure 10A DC Test Circuit - VIH, VIL, VOH, IOH




Figure 10B DC Test Circuit - VIH, VIL, Vol




Figure 10C DC Test Circuit --- Vi




Figure 10D DC Test Circuit - I, III





Figure 10E DC Test Circuit -- In



NOTE: Only one output be shorted at a time and the duration should not exceed more than a second.

Figure 10F DC Test Circuit - los




Figure 10G DC Test Circuit — Icc




Figure 10H DC Test Circuit --- V<sub>II</sub>




Figure 11 DC005 Timing Diagram

# DC006 WORD COUNT/BUS ADDRESS LOGIC (DEC #19-14035-00)

The word count/bus address (WC/BA) chip is a 20-pin, 0.762 cm center  $\times$  2.74 cm long (0.3 in center  $\times$  1.08 in long) DIP, low-power Schottky device. Its primary use is in DMA peripheral device interfaces. This IC is designed to connect to the 3-state side of the DC005 transceiver. The DC006 has two 8-bit binary up-counters, one for the word (byte) count and another for bus address. Two DC006 ICs may be cascaded to increase register implementation.

The chip is controlled by the address latch protocol chip (DC004), the DMA chip (DC010), and a minimum of ancillary logic. Both counters may be cleared simultaneously. Each counter is separately loaded by LD and the corresponding select line from the protocol chip. Each counter is incremented separately. The WC counter (word byte counter) is always incremented by one; the A counter (bus address) may be incremented by one or two for byte or word addressing, respectively.

Data from the DC006 IC is placed on the 3-state bus via internal 3-state drivers. Each counter is separately read by RD and the corresponding select line.

Figure 12 is a block diagram of the DC006 IC while Figure 13 illustrates a simplified logic diagram. Figures 15 and 16 illustrate input and output voltage waveforms. Figure 17 shows the timing diagram of the DC006 while the setup time and pulse width switching characteristics are presented in Tables 6 and 7. The DC006 pin/signal description is presented in Table 5. Figure 14 shows the various test conditions employed to derive the data presented in the Electrical Characteristics.




Figure 12 DC006 Simplified Block Diagram

TRUTH TABLES

WHERE L = TTL LOW

H = TTL HIGH

X = DON'T CARE

Z = HIGH IMPEDANCE

HIGH TO LOW TRANSITION

READ	CONTROL	
-		r

INPUTS				OUTPUTS	
LO.	н	S-A	s-c	D/F<7:0>	
RD-A	RD				
L	L	L	L	CLEAR AGC AND READ C	
L	L	L	н	A<7:0>	
L	L	' H	ı	C<7:0>	
L	L	н	н	z	
L	н	×	×	) z	
H	L	L	ı	CLEAR ASC AND READ A	
H	L	L	н	A<7:0>	
H	L	н .	L	A<7:0>	
H	L	н	н	A<7:0>	
н	+	L	L	CLEAR A&C AND READ A	
H	н	l L	н	A<7:0>	
H	н н	н н	L	A<7:0>	
н	<b>+</b>	Н н	н	A<7:0>	
н		_ "	_ +	A<7:0>	

MAX-A H	1 00006	20	D vcc
SALC		19	]SC L
CUX-AL	3	18	ומנ
ROAHD	4	17	MAX-C H
NO L	5	16	Crx-c r
CHTIAL	6	15	1280/F H
10/5 40	7	14	64D/FH
2 D/F H C	8	13	320/F H
4 DVF H C	9	12	160/FH
GND [	10	11	80/F H
		-	,

WRITE CONTROL					
INPL	TS				
RD.A=LRD=H	S-A	s-c	FUNCTION		
9	<i></i>				
•	L	L	SILLEGAL		
	L	н н	LOAD A<7:0>		
•	H	L	LOAD C <7:0>		
x	H	н	WC BA NOT SELECTED		
н	L	L	CLEAR BOTH COUNTERS		
н	L	н	LOADING DISABLED		
- н	H	L	LOADING DISABLED		

GILLEGAL CONDITION BECAUSE A LOAD OPERATION AND A CLEAR OPERATION IS ATTEMPTED SIMILITANEOUSLY RESULT OF THIS CONDITION IS CLEAR.




Figure 13 DC006 Simplified Logic Diagram

Table 5 DC006 Pin/Signal Descriptions

Pin	Signal	Description
6	CNT1A L	Count A Counter by 1 (TTL Input). This signal controls the least significant bit of the A counter. When CNT1A is low, the A counter increments by one. When high, the LSB is prevented from toggling, hence the counter increments by two. When two counters are cascaded, CNT1A on the high-order counter should be grounded.
3	CLK-A L	Clock A Counter (TTL Input). This clock signal increments the A counter on its negative edge. The counter is incremented by one or two, depending on CNT1A. CNT1A and LD must be stable while CLK-A is high.
16	CLK-C L ·	Clock C Counter (TTL Input). This clock signal increments the C counter by one on its negative edge. LD must be stable while CLK-C is high.
2	S-A L	Select A Counter (TTL Input). This signal allows the selection of the A counter according to the truth tables (Figure 13).
19	S-C L	Select C Counter (TTL Input). This signal allows the selection of the C counter according to the truth tables (Figure 13).
4	RD-A H	Read A Counter (TTL Input). This signal allows the selection of the A counter according to the truth tables (Figure 13).
5	RD L	Read (TTL Input). This signal allows the read operation to take place according to the truth tables (Figure 13).
18	LDL	Load (TTL Input). When this signal goes through a high-to-low transition, the load operation is allowed to take place according to the truth tables (Figure 13). No data changes permitted while LD is low.

Table 5 DC006 Pin/Signal Descriptions (Cont)

Pin	Signal	Description
7-9 11-15	D/F (7:0) H	Data Bus (Bidirectional, 3-State Outputs/ TTL Inputs). These eight bidirectional lines are used to carry data in and out of the selected counter.
1	MAX-A H	Maximum A Count (TTL Output). This signal is generated by ANDing CLK-A and the maximum count condition of counter A (count 376 when counting by 2 or count 377 when counting by 1).
17	MAX-C H	Maximum C Count (TTL Output). This signal is generated by ANDing CLK-C and the maximum count conditions of counter C (count 377).

DC006 Electrical Characteristics

## DC006 TTL (TTL Input and Output Pins)

Parameter			R	Requireme	ents
Name	Symbol	Conditions*	Min	Max	Unit
High-level input voltage	Vim	(See Fig. 14A, 14B)	2		٧
Low-level input voltage	Vit	(See Fig. 14A, 14B)		8.0	٧
Input clamp voltage	Vı	$V_{cc} = Open$ $I_1 = -18 \text{ mA}$ (See Fig. 14C)		-1.2	٧
High-level output voltage	V <sub>OH</sub>	$V_{cc} = 4.75 \text{ V}$ $I_0 = -1 \text{ mA}$ (See Fig. 14A)	2.7		٧
Low-level output voltage	Voi	$V_{cc}=4.75 \text{ V}$ $I_0=20 \text{ mA}$ (See Fig. 14B)		0.5	٧
Input current at maximum input voltage	l <sub>t</sub>	$V_{cc} = 5.25 \text{ V}$ $V_i = 5.5 \text{ V}$ (See Fig. 14D)		1	mA .
High-level input current Except 3-state 3-state pin	T <sub>IM</sub>	$V_{cc} = 5.25 \text{ V}$ $V_i = 2.7 \text{ V}$ (See Fig. 14D)		50 55	μ <b>Α</b> μ <b>Α</b>
Low-level input current CLKA, CLKC CNTIA D/F(7:0),LD,RD, SC,SA RD-A	In.	$V_{cc} = 5.25 \text{ V}$ $V_i = 0.5 \text{ V}$ (See Fig. 14E)		-1.1 -1.7 100	mA mA μA
Off-state high impedance state—output current 3-state only	lo (OFF)	$V_{cc} = 5.25 \text{ V}$ $V_0 = 3.75 \text{ V}$ (See Fig. 14A)		100	μA
Short-circuit output current	los	Vcc = 5.25 V† (See Fig. 14F)	-40	-100	mA
Supply current	lcc	V <sub>cc</sub> = 5.25 V (See Fig. 14G)		170	mA

<sup>\*</sup>Ambient operating temperature (T<sub>A</sub>) = 0° to  $\pm$ 70° C; Vcc = 5.0  $\pm$  0.25 unless otherwise specified.

<sup>†</sup> Not more than one output shall be shorted at a time and the duration shall not exceed 1 second.




Figure 14A DC Test Circuit (VIM, VIL, VOM, IO(049)




Figure 14B DC Test Circuit (VIM, VIL, Vol.)




Figure 14C DC Test Circuit (Vi)




Figure 14D DC Test Circuit (II, IIII)





Figure 14E DC Test Circuit (III)



NOTE: Only one output should be shorted at a time, and the duration should not exceed more than a second.

Figure 14F DC Test Circuit (los)




Figure 14G DC Test Circuit (Icc)





Figure 15 Input Voltage Waveform



- NOTES

  WAVEFORM 1 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS LOW EXCEPT WHEN DISABLED BY THE OUTPUT CONTROL
  - 2 WAVEFORM 2 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS HIGH EXCEPT WHEN DISABLED BY THE OUTPUT CONTROL

MK-1130

Figure 16 Outputs Voltage Waveforms (3-State)




Figure 17 DC006 Timing Diagram

Table 6 Setup Time and Pulse Width Switching Characteristics\*

Time	Description	Signal	Min
t <sub>3</sub>	Pulse width (min)	S-C to S-A	50 ns
t <sub>5</sub>	Setup time	D/F (7:0) to LD	
te	Setup time	S-C to LD	10 ns
t,	Pulse width (min)	LD	10 ns
ts	Setup time	S-C to RD	90 ns
t,,	Clock pulse width (min)		20 ns
114	Setup time	CLK-C (HI)	40 ns
t <sub>15</sub>	Setup time	S-C to S-A	20 ns
t16	Clock pulse width (min)	S-A to RD	10 ns
t <sub>18</sub>	Setup time	CLK-A (HI)	40 ns
î <sub>21</sub>		CNT1A to CLK-A	45 ns
	Setup time	RD to RD-A	15 ns
t <sub>24</sub>	Clock off time (min)	CLK-A, CLK-C	40 ns
125	Data hold time	LD to DATA IN	20 ns

<sup>•</sup>V<sub>CC</sub> = 5.0 ± 0.25 V.

Table 7 Switching Characteristics\*

T:	Input S	ignal Polarity	Output S	ignal Polarity	Test Conditions	Propag Delay Min	
Time t <sub>1</sub> -4	S-C S-A	H-L H-L	D/F (7:0)	X-L	Load A RD-A = 0.4V (C Counter)	15	80
t <sub>2</sub>	S-C S-A	H-İ H-ſ	D/F (7:0)	X-L	Load A RD-A = 0.4V (A Counter)	15	80
t <sub>4</sub>	RD	L-H	D/F (7:0)	D/F (7:0)-Z	Load A	10	30
to	RD	H-L	D/F (7:0)	Z-D/F (7:0)	Load A	34	80
t <sub>10</sub>	CLK-C	H-L	D/F 1	L-H	Load A	18	55
t <sub>12</sub> ,	CLK-C CLK-A	L-H	MAX-C MAX-A	L-H	Load B	10	35
t <sub>13</sub>	CLK-C	H-L	MAX-C	H-L	Load B	10	35
t <sub>17</sub>	CLK-A	H-L	D/F 2	L-H	Load A	18	55
t <sub>20</sub>	CLK-A	H-L	MAX-A	H-L	Load B	10	35
t <sub>22</sub>	RD-A	L-H	D/F (7:0)	Z-L Z-H	Load A Load A	10 10	30
t <sub>23</sub>	RD-A	H-L	D/F (7:0)	L-Z H-Z	Load A Load A	8	25 25

<sup>\*</sup> Loads are presented in Figure 16.

 $V_{\rm cc} = 5.0 \pm 0.25 \, \rm V$ 

DC010 DIRECT MEMORY ACCESS LOGIC (DEC # 19-14038-00)
The direct memory access (DMA) chip is a 20-pin, 0.762 cm center × 2.74 cm long (0.3 in center × 1.08 in long) DIP, low-power Schottky device for primary use in DMA peripheral device interfaces using the LSI-11 bus.

This device provides the logic to perform the handshaking operations required to request and to gain control of the system bus. Once bus mastership has been established, the DC010 generates the required signals to perform a DATI, DATO, or DATIO transfer as specified by control lines to the chip. The DC010 IC has a control line that will allow multiple transfers or only four transfers to take place before giving up bus mastership.

Figure 18 is a simplified logic diagram of the DC010 IC. The logic symbols and truth table are presented in Figure 19 and the DC010 voltage waveforms are shown in Figure 21. Table 8 describes the signals and pins of the DC010 by pin and signal name. Figures 22 through 26 show the timing for the DC010 while the setup time and pulse width specifications are listed in Table 9. The switching characteristics are presented in Table 10. Figure 20 shows the various test conditions employed to derive the data presented in the Electrical Characteristic.




Figure 18 DC010 Simplified Logic Diagram




Figure 19 DC010 Logic Symbol/Truth Table

MK-1132

Table 8 DC010 Pin/Signal Descriptions

Pin	Signal	Description*
1	REQ H	Request (TTL Input). A high on this signal initiates the bus request transaction. A low allows the termination of bus mastership to take place.
13	BDMGI L	DMA Grant Input (Hi-Z Input). A low on this signal allows bus mastership to be established if a bus request was pending (REQ = high); otherwise this signal is delayed and output as BDMGO L.
16	CN14 H	Count Four Input (TTL Input). A high on this signal allows a maximum of four transfers to take place before giving up bus mastership. A low disables this feature and an unlimited transfer will take place as long as REQ is high. If left open, this pin will assume a high state.
14	тмоит н	Time-Out (TTL Input/Open Collector Output). This I/O pin is low while MASTER ENA is high. It goes into high impedence when MASTER ENA is low. When driven low it prevents the assertion of BDMR; when driven high it allows the assertion of BDMR to take place if BDMR has been negated due to the 4-maximum transfer condition. An RC network may be used on this pin to delay the assertion of BDMR.
3	DATIN L	Data In (TTL Input). This signal allows the selection of the type of transfers to take place according to the truth table (Figure 19).
2	DATIO L	Data In/Out (TTL Input). This signal allows the selection of the type of transfer to take place according to the truth table (Figure 19). During a DATIO transfer, this signal must be reguled in order to allow the completion of the output portion of the I/O transfer.
		If left open, this pin will assume a high state.

<sup>\*</sup> Refer to Figures 22 through 26.

Table 8 DC010 Pin/Signal Descriptions (Cont)

Pin	Signal	Description*
12	RSYNC H	Receive Synchronize (TTL Input). This signal allows the device to become master according to the following relationship:
		RSYNC L . RPLY L . MASTER ENA H = MASTER
17	CLK L	Clock (TTL Input). This clock signal is used to generate all transfer timing sequences.
15	RPLY H	Reply (TTL Input). This signal is used to enable or disable the clock signal. This signal also allows the device to become master according to the following relationship:
		RSYNC L . RPLY L . MASTER ENA H = MASTER
19	INIT L	Initialize (TTL Input). This signal is used to initialize the chip to the state where REQ is needed to start a bus request transaction. When INIT is low, the following signals are negated: BDMR L MASTER H, DATEN L ADREN H, SYNC H, DIN H, DOUT H.
11	BDMR L	DMA Request (Open Collector Output). A low on this signal indicates that the device is requesting bus mastership. This output may be tied directly to the bus.
9	MASTER H	Master (TTL Output). A high on this signal indicates that the device has bus mastership and a transfer sequence is in progress.
8	BDMGO L	DMA Grant Output (Open Collector Output). This signal is the delayed version of BDMGI if no request is pending; otherwise, it is not asserted. This output may be tied directly to the bus.

<sup>\*</sup> Refer to Figures 22 through 26.

Table 8 DC010 Pin/Signal Descriptions (Cont)

Pin	Signal	Description*
7	TSYNC H	Transmit Synchronize (TTL Output). This signal is asserted by the device to indicate that a transfer is in progress.
18	DATEN L	Data Enable (TTL Output). This signal is asserted to indicate that data may be placed on the bus.
4	ADREN H	Address Enable (TTL Output). This signal is asserted to indicate that an address may be placed on the bus.
6	DIN H	Data In (TTL Output). This signal is asserted to indicate that the bus master device is ready to accept data.
5	DOUT H	Data Out (TTL Output). This signal is asserted to indicate that the bus master device has out put valid data.

<sup>•</sup> Refer to Figures 22 through 26.

# DC010 Electrical Characteristics

		`	R	equirements	
Parameter	Symbol	Conditions*	Min	Max	Unit
Name High-level input voltage	Viii	V <sub>cc</sub> = 4.75 V V <sub>cc</sub> = 5.25 V (See Fig. 20A, 20B)	2.0 1.53 1.70		vii v°†† vii
Low-level input voltage	Vu	$V_{cc} = 4.75 \text{ V}$ $V_{cc} = 5.25 \text{ V}$ (See Fig. 20A, 20B)		0.8 1.30 1.47	<b>V**</b> ††
Input clamp voltage	Vı	V <sub>cc</sub> = open I <sub>1</sub> = -18 mA (See Fig. 20C)	•	1.2	vII ** t
High-level output voltage	Vон	$V_{cc} = 4.75 \text{ V}$ $I_0 = -1 \text{ mA}$ (See Fig. 20A)	2.7		VII
Low-level output voltage	Aor	Vcc = 4.75 V lo = 8 mA lo = 70 mA (See Fig. 20B	)	0.5 0.8	
Input current at maximum input	li	$V_{cc} = 5.25 \text{ V}$ $V_1 = 5.5 \text{ V}$		1.5	5 mA§
voltage		$V_{cc} = 0 \text{ to } 5.5$ $V_1 = 3.8 \text{ V}$ (See Fig. 201		40 65	
High-level input current	Ъм	$V_{CC} = 5.25 \text{ V}$ $V_{I} = 2.7 \text{ V}$ $V_{I} = 2.7 \text{ V}$ $V_{I} = 3.8 \text{ V}$ $V_{I} = 3.8 \text{ V}$ (See Fig. 20		4	00 #A
Low-level input current	<b>In</b>	V <sub>1</sub> = 0.5V‡ V <sub>cc</sub> = 5.25 V <sub>cc</sub> = 5.25 V <sub>cc</sub> = 0.5.2 V <sub>cc</sub> = 0.5.2 (See Fig. 20	V§ 5 V 5 V		-1.4 mA -2.0 mA -10 µA**
Output leakage current	. Іон	$V_{cc} = 4.75$ $V_0 = 5.25$ (See Fig. 2)	V	:	#A4 · 25
Short-circuit output current	los	$V_{cc} = 5.25$ (See Fig. 2	OF)	_15	_60 mA
Supply curren		V <sub>cc</sub> = 5.25 (See Fig. 2	5 V 20G)	125 TYP	160 mA

<sup>\*</sup>Ambient operating temperature (TA) = 0° to +70° C unless otherwise

<sup>†</sup> Nor more than one output shall be shorted at a time and the duration shall not exceed 1 second.

<sup>‡</sup> Except CNT4 (pin 16), DATIO L (pin 2).

SCNT4 H (pin 16), DATIO L (pin 2).

<sup>#</sup> OC.

<sup>† †</sup> HI-Z SCHMIDT IN/OC OUT.




Figure 20A DC Electrical Test Condition —  $V_{IH}$ ,  $V_{IL}$ ,  $V_{OM}$ ,  $I_{OM}$ 




Figure 20B DC Electrical Test Condition —  $V_{IH}$ ,  $V_{IL}$ ,  $V_{OL}$ 




Figure 20C DC Electrical Test Condition --- Vi




Figure 20D DC Electrical Test Condition — I<sub>Int.</sub> I<sub>I</sub>





Figure 20E DC Electrical Test Condition —  $I_{\rm th}$ 



NOTE: Only one output should be shorted at a time, and the duration should not exceed more than a second.

Figure 20F DC Electrical Test Condition — los




Figure 20G DC Electrical Test Condition - Icc




Figure 21 DC010 Voltage Waveforms




Figure 22 DC010 Timing Diagram, DMA Request/Grant




Figure 23 DC010 Timing Diagram (Sheet 1 of 2) (DIN one transfer)




Figure 24 DC010 Timing Diagram (Sheet 2 of 2) (DOUT)




Figure 25 DC010 Timing Diagram (DATIO-Multiple Transfer)




Figure 26 DC010 Timing Diagram (Time-Out)

Table 9 Setup Time and Pulse Width Switching Characteristics\*

Time	Description	Signal	Min Max
1,	Pulse width (min)	INIT	35 ns
t <sub>a</sub>	Setup time	INIT to REQ.	25 ns
is.	Setup time	BDMR to BDMGI	35 ns
lg :	Setup time	BDMR to BDMGI	0 ns
112	Pulse width (min)	CLK (low)	60 ns
13	Pulse width (min)	CLK (high)	60 ns
14	Setup time	REQ to CLK	35 ns
18	Setup time	DIN to RPLY	0 ns
22	Setup time	DATIN, DATIO to CLK	60 ns
124	Setup time	RPLY to CLK	30 ns
128	Setup time	RPLY to DATIO	35 ns
129	Pulse width	DATIO	30 ns 1 clock period
130	Setup time	DATIO to CLK	65 ns
t <sub>32</sub>	Pulse width (min)	REQ	35 ns


<sup>\*</sup>V<sub>CC</sub> = 5.0 ± 0.25 V

Table 10 Switching Characteristics

		Signal Output Signal		Signal	Test	Propagation Delay (ns)	
	Input Si	gnal Polarity	Name	Polarity	Conditions	Min	Max
t2 t3 t5 t7 t8 t11 t15 t16 t17 t19 t20 t2r t23 t25 t26 t31 t27 t33 t35 t36 t37 t38	BDMGI BDMGI REQ BDMGI CLK	H-L L-H L-H H-L H-L H-L H-L H-L H-L H-L	BDMGO BDMGO BDMR TMOUT BDMR ADREN TSYNC ADREN DIN DIN TSYNC TMOUT DOUT DOUT DATEN DATEN DATEN DATEN BDMR MASTER MASTER	H-L H-L H-L H-L H-L H-L H-L H-L H-L H-L	Load A Load A Load A Load B	95 15 25 85 117 15 18 20 18 18 30 60 20 20 20 18 20 90 18	220 60 70 230 306 60 65† 60 60 90 175 65† 65 65 65 65 65 65 65 65 65 65

<sup>\*</sup>till represents the first time ADREN is asserted.  $t_{33}$  represents the subsequent times that ADREN is asserted.

 $t_{25}-t_{27} \le 20 \text{ ns}$   $t_{23}-t_{26} \ge 40 \text{ ns}$   $t_{8}-t_{36} \ge 27 \text{ ns}$  $t_{15}-t_{16} \le 10 \text{ ns}$   $t_{15}-t_{17} \le 10 \text{ ns}$   $t_{16}-t_{26} \le 10 \text{ ns}$ 



<sup>†</sup>These propagation delays meet the following requirements.

BUS RECEIVERS AND BUS DRIVERS
The equivalent circuits of LSI-11 bus-compatible drivers and receivers are shown in Figure 27. To perform the receiver and driver functions, DIGITAL Equipment Corporation uses two monolithic integrated circuits with the characteristics listed in Table 11. A typical bus driver circuit is shown in Figure 28. Note that 8641 quad transceivers can be used, combining LSI-11 bus receiver and driver functions in a single package. Bus receiver (8640), bus driver (8881), and bus transceivers (8641) are shown in Figures 29, 30, and 31, respectively Table 12 presents the characteristics for the type 8641 bus transceiver.

These receiver and driver ICs are available in quantities of ten each with the following order numbers

IC Type		Order No.	1.4	
8881 8640 8641	957 956 964		• •	
00.12		1 1		
		1 4 7 1		
+34V		0.75 7.34		
	1 = 120K MIN 2 = 20K MIN	* :	Į.	
	1 = 10 pF MAX	1.8	`. ?	
C1 \$42		* . 41		
OUT -	. ·			
C2 R3	TRANSMITTER OFF (LOGICAL R3 = 120K MIN C2 = 10 pf MAX	0)	•	
	TRANSMITTER ON (LOGICAL R3 = 11 OHMS MAX C2 = 10 pF MAX	<b>11</b>	•	
	MK-	1127		

Figure 27 Bus Driver and Receiver Equivalent Circuits




Figure 28 Typical Bus Driver Circuit




Figure 29 8640Quad 2-Input NOR Gate (Bus Receiver)




Figure 30 8881 Quad 2-Input NAND Gate (Bus Driver)




Figure 31 8641 Quad Unified Bus Transceiver (Bus Receiver/Driver)

Table 11 LSI-11 Bus Driver, Receiver Characteristics

Device	Characteristic	Sym	Specifications	Notes
Receiver	Input high voltage	ViH	1.7 V min	1
(8640)	Input low voltage	VIL	1.3 V max	1
	Input current at 3.8 V	lin .	80 µA max	1.2
	Input current at 0 V	ls.	−10 µA max	1.2
	Output high voltage	VoH	2.4 V min	
	Output high current	lon	-2 mA max	2
	Output low voltage	Vor	0.4 V max	
	Output low current	lou	20 mA max	2 3, 4
	Propagation delay to	TPDH	10 ns min	3, 4
	high state		35 ns max	
	Propagation delay to	TPDL	10 ns min	1.4
	low state		35 ns max	
Driver	Input high voltage	ViH	2.0 V min	
(8881)	Input low voltage	ViL	0.8 V max	
	Input high current	1 <sub>1H</sub>	40 μA max	
	· ·		(VIN = 2.4 V)	
	Input low current	In.	-2.0 mA max	
	Output low voltage 70 mA sink	Vol	0.8 V max	1
	Output high leakage current at 3.5 V	Іон	25 μA max	1,2
	Supply current	lcc	55 mA max (8881)	
			40 mA max (8640)	
	Propagation delay to low state	TPDL	25 ns max	1.4
**************************************	Propagation delay to high state	TPDH	35 ns max	1, 4

### **NOTES**

- This is a critical parameter for use on the I/O bus. All other parameters are shown for reference only.
- 2. Current flow is defined as positive if into the terminal.
- 3. Conditions of load are 390  $\Omega$  to +5 V and 1.6 k $\Omega$  in parallel with 15 pF to ground for 10 ns min and 50 pF for 35 ns max.
- Times are measured from 1.5 V level on input to 1.5 V level on output.

Bus receivers and drivers should be well grounded and use  $V_{\rm cc}$  to ground bypass capacitors. These gates should be located as close as practical to the module fingers which plug into the backplane and all etch runs to the bus should be kept as short as possible. Attention to these cautions should yield a module design with minimum bus loading (capacitance).

Table 12 LSI-11 Bus Transceiver Characteristics for 8641

Devic <b>e</b>	Characteristic	Symbol	Spec	Condition
Receiver	Input high voltage Input low voltage Input current at 2.4 V Input current at .4 V	VIM VIL IM In	1.7 V min 1.3 V max 40 µA max -1.6 mA max	V <sub>cc</sub> = 5.25 V V <sub>cc</sub> = 4.75 V
Driver	Output low voltage Output high voltage Output high current Output low current Supply current	Vol Von Ion Iol Icc	.7 V max 2.4 V max 100 µA max -85 µA max 90 mA max	70 mA sink Output = 2 mA Output = 4 V Output = OV Vcc = 5.25 V

APPLICATIONS—GENERAL DIGITAL'S CHIPKITS are offered in two groups: the Program Control kits (DCK11-AA and -AC) and the DMA kits (DCK11-AB and -AD).

A program control interface is used when

- · low- to medium-speed data transfers are satisfactory
- · it is allowable to interrupt the processor for each data transaction

The Program Control kits contain integrated circuits DC003, DC004 and DC005 which supply the logic necessary to provide a program transfer interface to the LSI-11 bus. These chips perform bus address decoding, interrupt vector generation, bus drive/receive, and LSI-11 bus protocol functions. A program control interface application circuit is presented under Program Control CHIPKIT Application.

### A DMA interface is used when

- · high-speed data transfer is required
- · minimum software overhead is required
- · multiple transfers, independent of processor operations, are required
- · programmed data paths (e.g., to certain sections of memory) must be established

The DMA kits contain the integrated circuits in the Program Control kits plus the DC006 and DC010. These additional chips perform DMA control and word count/bus address register functions needed for DMA data transfers to the LSI-11. A DMA interface application circuit is presented under DMA CHIPKIT Application.

### PROGRAM CONTROL CHIPKIT APPLICATION

In Figure 32, the transceivers (four DC005s) provide data lines D0 through D15 to reflect the state of the bus BDAL lines when REC H is asserted, and to drive the BDAL lines when XMIT is asserted. Address and interrupt vector information for interrupt request and device selection is also provided by the DC005. The device address is set up using input lines A3 through A12, while the interrupt vector address is set up using input lines V3 through V8.

When the address lines (JA input on DC005s) match the state of the associated BDAL lines, the MATCH will float high such that all DC005s will let ENB H on the DC004 be asserted, thus enabling the DC004 to look for proper synchronizing signals from the bus. Once these synchronizing signals (BDIN, BDOUT, BSYNC, and BWTBT) are present, the DC004 generates the control signals (INWD L, OUT HB L, OUT LB L, and SEL 0, 2, 4, 6) for the user's device.


The protocol logic (DC004) functions as a register selector to provide the signals necessary to control data flow into and out of the user's word registers. When the proper device address has been decoded by the device address comparator (all DC005s), ENB H goes high, thus enabling the DC004 protocol logic. Address bits D01 H and D02 H are decoded by the protocol logic producing one of the SEL outputs while bit D0 and BWTBT are decoded for output word/byte selection (OUT HB L OUT LB L). The device select line (SEL 0, 2, 4, 6) and word/byte select lines (INWD L OUT HB L OUT LB L) are used by user's logic. Each SEL output is used to select one of four user's registers, and the word/byte lines are used to determine the type of transfer (word or byte) to or from these registers.

Either BDIN L or BDOUT L, depending on the bus cycle, will initiate a delay whose value is dependent on the time constant of the RC network connected to pin RXCX H of the DC004. The end of this delay will initiate a reply to the CPU indicating that the address has been received.

The interrupt logic (DC003) performs an interrupt transaction. Two channels (A and B) are provided for generating two interrupt requests, with channel A having the highest priority. The interrupt enable flip-flop within the interrupt logic must first be set when the user's device is to control the LSI-11 bus. This is accomplished by asserting (logic H) the ENX DATA\* line and then clocking the enabled flip-flop by asserting the ENX CLK\* line. With the interrupt enable flip-flop set, the user's device may then make an interrupt request by asserting (logic H) RQSTX\*. When RQST is asserted and the interrupt enable flip-flop is set, the interrupt logic asserts BIRQ L to the bus which initiates the bus "handshake" operation. This operation terminates with the generation of the vector address by the DC005 under the control of the DC003.

The interrupt logic available to the user indicates the status of the interrupt logic enable flip-flops. Each line is asserted (logic H) when the appropriate interrupt enable flip-flop is set. These status lines can function as part of the user's control status register (CSR). The VECRQSTB H line is asserted (logic H) when the device connected to channel B has been granted use of the bus for interrupt vector transfer operation. When VECRQSTB H is unasserted (logic L), the user's device connected to channel A of the interrupt logic has been granted use of the bus. The INITO L output from the interrupt logic can be used to initialize the user's logic.

<sup>\*</sup> X may be either A or B depending on which half of the interrupt logic is being enabled.



NOTE:

CLOSE SWITCH FOR ONE

Figure 32 DCK11 Bus Interface Typical Application

The drawings on the following pages show example circuits that may be helpful in applying the CHIPKITS.

This example is the interrupt enable bit for interrupt A which connects to bit 6 of the example CSR.





Figure 33 Typical CSR Bit

This example is the A interrupt request and a DATA READY status bit. (Bit 7 of the CSR).



\*\*\*

Armaille !

76. 13.

20.50

Figure 34 Typical Interrupt Request





Figure 35 Data Path Flow Diagram






Figure 36 Example of Output Register




Figure 37 Example of Input with Register (BYTE)





Figure 38 Example of Input with Register (WORD)



WHEN THE CSR IS READ (SELOL = 0) THE SIGNAL GMIT WILL BE 0 CAUSING THE UNUSED DC005 BITS TO BE READ AS ZEROS (HIGH ON BDAL LINES) FOR ANY OTHER REGISTER GMIT = XMIT.

Figure 39 Example Circuit to Cause Unused CSR Bits to be Read as Zeros

BUS REPLY DELAY TIMES Bus Reply Delays as a function of RC values connected to pin 18 RXCX H. DC004

Delay = [.318 (R)(C)] + 50 ns

1.  $RX = 1K\Omega 5\%$ 

CX = 0

Delay  $\cong$  50 ns from falling edge of BDIN L, or BDOUT L, or rising edge of VECTOR H to BRPLY L falling edge.


2.  $RX = 1K\Omega 5\%$ 

CX = 470 pf 5%

Delay as described in item 1 above  $\approx$  200 ns.

3.  $RX = 10K\Omega 5\%$  CX = 1000 pf 5%

Delay as described above.  $\cong$  3.2 usec



WHERE 8 = DELAY DESCRIBED IN ITEMS 1-3

DMA CHIPKIT APPLICATION

Referring to Figure 40, four DC005 transceivers are used to handle the first 16 BDAL lines (BDAL O-BDAL 15) from the LSI-11 bus and to provide the interface to the internal 3-state bus. The transceivers are enabled to receive data from the LSI-11 bus when the REC H line is driven high. Similarly, the transceivers transmit data to the LSI-11 bus when the XMIT H line is driven high. Normally, the DC005s are in the receive state (REC H line asserted) and allow the transceivers to monitor the LSI-11 bus for device addresses.

Device address and vector switch inputs to the transceivers provide convenient address and vector selection.

Switches A3 through A12 are the device address selection switches. and switches V3 through V8 are for vector selection. Switches are ON (closed) for a 1 bit and are OFF (open) for a 0 bit. The switch settings for the device addresses and vector are shown in Figures 41 and 42 respectively. The addressable registers are:

	Bank /
Register	Octal Address
Bus Address Register	1XXXX0
Word Count Register	1XXXX2
Control/Status Register	1XXXX4
Output Buffers	1XXXX6

The user selects a base address for the bus address register and sets the device address selection switches to decode this address. The remaining register addresses are then properly decoded as sequential addresses beyond the bus address register

The DC004 is the internal register selector. This integrated circuit monitors BDAL lines 0, 1, and 2 to determine which register address has been placed on the LSI-11 bus. The states of BDOUT and BDIN are also monitored to determine the type of transfer (DATO or DATI). When an address for an internal register is placed on the LSI-11 bus, one of the SEL outputs from the DC004 is driven low. This selects that particular register for the transfer of data. The direction of transfer (into or out of




Figure 40 Typical Application (DC003, DC004, DC005)




Figure 41 Device Address Select Format




Figure 42 Interrupt Vector Select Format

the master device) is determined by the state of the OUT HB L, OUT LB L, or INWD L lines. Internal register selection is summarized as follows:

Control Line	Select	Register
INWD L (Read)	SELOL	Bus Address Register
INWD L (Read)	SEL 2 L	Word Count Register
OUT HB L (Write High Byte)	SELOL	<b>Bus Address Register</b>
OUT HB L (Write High Byte)	SEL 2 L	Word Count Register
OUT LB L (Write Low Byte)	SELOL	Bus Address Register
OUT LB L (Write Low Byte)	SEL 2 L	Word Count Register
INWD L (Read)	SEL 4 L	Control/Status Register
OUT HB L and MRPLY L	SEL 4 L	Control/Status Register
(Write CSR High Byte) OUT LB L and MRPLY L (Write CSR Low Byte)	SEL 4 L	Control/Status Register
OUT HB L and MRPLY L (Write High Byte)	SEL 6 L	Output Buffer
OUT LB L and RMPLY L (Write Low Byte)	SEL 6 L	Output Buffer

Note that MRPLY L is the BRPLY L output of the DC004 and is used along with OUT HB L and OUT LB L to write either the high or low byte in the control/status register or the output buffers. Write byte selection for the bus address register and the word count register is controlled only by the OUT HB L and OUT LB L lines. Words can be written to the control/status register or the output buffer registers by driving both OUT HB L and OUT LB L to the low state at the same time.

The DC004 integrated circuit was designed to operate directly from the LSI-11 bus. However, since the introduction of the DC005, the DC004 is usually interfaced to the LSI-11 bus through DC005. Bus signals (BDAL lines) passing through the DC005 are inverted. Therefore, BDAL 0, 1, and 2 signals applied to the DC004 are inverted. Because of this inversion, it is necessary to change the nomenclature on pins 12 through 17 on the DC004. The difference in nomenclature between DC004s operated directly from the LSI-11 bus and through a DC005 are as follows.

From Bus (Non-Inverted BDAL 0, 1, 2)		From DC005 (Inverted BDAL 0, 1, 2)		
Pin	Signal	Pin	Signal	
12	OUT LB L	12	OUT HB L	
13	OUT HB L	13	OUT LB L	
14	SELOL	14	SEL 6 L	
15	SEL 2 L	15	SEL 4 L	
16	SEL 4 L	16	SEL 2 L	
17	SEL 6 L	17	SELOL	

It is recommended that when a DC005 is used, the DC004 be interfaced to the LSI-11 bus through the DC005 to avoid unnecessary bus loading.

Note: All references in the manual made to the DC004 are as if being interfaced to the DC005.

The DC003 IC performs an interrupt transaction that uses the daisychain type arbitration scheme to assign priorities to peripheral devices. The DC003 has two channels (A and B) for generating two interrupt requests. Channel A has higher priority than channel B. If a user's device wants control of the LSI-11 bus, the interrupt enable flip-flop within the DC003 must be set. This is accomplished by asserting (logic 1) the ENX\* DATA line to the DC003 (writing bit 14 or bit 6 to a one) and then clocking the enable flip-flop by asserting (positive transition) the DC003 ENX\* CLK line. With the interrupt enable flip-flop set, the user's device may then make a bus request by asserting (logic 1) RQST. RQST must be held asserted until the interrupt is serviced. When the RQST is asserted and the interrupt enable flip-flop is set, the DC003 asserts (logic 0) BIRQ L, thus making a bus request. When the request is granted, the processor asserts (logic 0) BDIN L. This causes the DC003 to assert (logic 1) VECTOR H, which is applied to the DC005. VECTOR H at the DC005 causes the device vector to be placed on the BDAL lines to the processor. Interrupts are produced for bus time-outs (CSR bits 15 and 14) and at the completion of a block transfer (CSR bits 7 and 6).

<sup>\*</sup> X may be either A or B

DMA Application
Figure 43 shows the DMA control (DC010), the word count/bus address registers (both DC006), the output buffers (both 74LS273s), and the input drivers (74LS367s).

The DC010 performs handshaking operations required to request and gain control of the LSI-11 bus for DMA data transfers. After becoming bus master, the DC010 produces the signals necessary to perform a DIN or DOUT bus cycle as specified by the control lines. An 8-MHz free-running clock is provided by E21. This clock is used by the DC010 to generate all transfer timing sequences. The actual clock frequency is not critical and can be any frequency up to 8.3 MHz, provided it is symetrical. An RC time constant provided by resistor R14 and capacitor C2 provides a delay for the reassertion of BDMR to the LSI-11 bus. This allows other direct memory access devices to obtain the bus during the time the CNT4 logic releases the bus and re-requests the bus.




Figure 43 Typical Application (DC006, DC010, Output Delay, and Input Drives) (Sheet 1 of 2)




Figure 43 Typical Application (DC006, DC010, Output Delay, and Input Drives) (Sheet 2 of 2)

User devices initiate bus requests by driving the set input of the request flip-flop (E10) low. This asserts REQ to the DC010 and generates BDMR L to the LSI-11 bus. When the DC010 becomes bus master, it asserts ADREN H to the DC006 bus address registers. ADREN H allows the bus address registers to place the address of the slave (memory) onto the internal bus and, via the DC005 transceivers, onto the LSI-11 bus. The request flip-flop (E10) remains set until the DC006 word count overflows to zero (WCNTO). WCNTO then resets the request flip-flop.

Two DC006 word count/bus address register ICs are used to provide 16 bits each of word count and bus address. The least significant bits of the word count and bus address are provided by DC006/E23; the most significant bits are provided by DC006/E27. Register A is the bus address register and register C is the word count register. Both registers can be read or written under program control from the LSI-11 bus. Registers are selected by:

•	Read bus address register	SEL O L INWD L
•	Write high byte of bus address register	SEL O L OUT HB L
•	Write low byte of bus address register	SEL O L OUT LB L
•	Read word count register	SEL 2 L INWD L
•	Write high byte of word count register	SEL 2 L OUT HB L
•	Write low byte of word count register	SEL 2 L OUT LB L

The bus address register is incremented by 2 for word transfers. To accomplish the increment by two, the CNT1A input to the least significant DC006 (E23) must be high, and the CNT1A input to the most significant DC006 (E27) must be grounded. Clocking for DC006 E23 is provided by the transition of the ADREN H line from the DC010. When bus address register DC006 E23 overflows, MAX-A goes high, thus clocking the DC006 E27 bus address register.

The word count register is incremented by one each time a word is transferred. Initially, the word count register is loaded under program control, with the 2's complement of the number of words to be transferred. As words are transferred, the word count register is incremented toward zero. When DC006 E23 overflows, MAX-C goes high. MAX-C clocks the DC006 E27 word count register until DC006 E27 overflows. When E27 overflows, WCNTO H is generated; WCNTO H then resets the request flip-flop (E10), thus terminating data transfers.

During DMA data transactions, input data from the DATI bus cycle is placed on the internal 3-state bus via the DC005 transceivers and is

applied to the 74LS273 (E28 and E24) output buffers. These buffers are then clocked by CHANHB L and CHANLB L, thus placing the data on the 16 OUT lines to the user's device.

For output data transfers (DATO), the user's device places data on the 16 IN lines to the 74LS367 3-state drivers. The drivers are enabled by DATEX L, which is asserted during a DATO cycle. The data passes through the drivers, is applied to the internal 3-state bus and, via the DCOO5 transceivers, to the LSI-11 bus.

Miscellaneous Logic


Miscellaneous logic is shown in Figure 44. This logic includes CSR, output buffer and input driver control, non-existent address time-out, DC005 transceiver receive/transmit control, the control/status register (CSR), additional transceivers (8641s), and the "B" request flip-flop.

The CSR, output buffers, and input driver control receive INWD L, OUT HB L, OUT LB L, SEL 4 L, SEL 6 L, DATEN H, and  $\overline{DIN}$  H. These signals are gated to produce enable signals for the CSR, the output buffers, and the input drivers. CRSRD L is produced by INWD L and SEL 4 L to enable the CSR data (DATA 5 through DATA 14) (Figure 44, sheet 1) to pass through the 74LS367 3-state drivers and onto the LSI-11 bus via the DC005 transceivers. OUT HB L, OUT LB L, SEL 4 L, and MRPLY L produce either CSRWHB H or CSRWLB H for writing bit 6 of the CSR (74LS74 E10 on Figure 44, sheet 1), or for clocking the "B" reques flip-flop. DATEX L is generated either by DATEN H or by INWD L and SEL 6 L DATEX enables the 74LS367 3-state input drivers (Figure 44, sheet 1) during an "input" cycle. The CHANHB L and CHANLB L signals clock the 74LS273 output buffers during an "output" cycle. When bytes are transferred, OUT HB L, MRPLY L and SEL 6 enable the high byte (CHANLB asserted), while OUT LB L, MRPLY L and SEL 6 L enable the low byte (CHANLB L). Both bytes are simultaneously transferred (word transfer) when  $\overline{DIN}$  H is negated.

The non-existent address time-out provides a 10 s time-out in the event that a non-existent address is requested on the LSI-11 bus during a DMA operation. This prevents hanging-up the LSI-11 bus for periods longer than 10 s. When the DC010 becomes bus master, ADREN H is asserted and clocks the 10 s one-shot (E8) (see Fig. #44 sheet 2 of 3). Normally RPLY L from the LSI-11 bus goes low and the one-shot is cleared. However, if RPLY L is high (no response from slave), the one-shot times out and clocks the 74LS74 flip-flop (E9). The flip-flop is set, generating (TOS + INIT) L; this signal is applied to the DC010 (Figure 43, sheet 1) clearing the internal synchronization circuit and releasing the LSI-11 bus (TOS + INIT) H resets the request flip-flop (E10). The 74LS74 flip-flop (E9) can be set and reset with CSRWB H and DATA 15 (CSR bus time-out). This flip-flop is automatically reset during power-up.

### TRANSFER CONTROL

The BWTBT L signal controls the types of transfers. This signal is asserted (L) during address time for DATO or DATOB transfers and is unasserted (H) during address time for DATI transfers. This signal must also be asserted (L) at data time to indicate byte transfers or unasserted (H) to indicate word transfers.






Figure 44 BWTBT L Circuitry and Logic Timing




Figure 45 Typical Application (Miscellaneous Logic) (Sheet 1 of 3)




Figure 45 Typical Application (Miscellaneous Logic) (Sheet 2 of 3)




Figure 45 Typical Application (Miscellaneous Logic) (Sheet 3 of 3)

The DC005 transceiver receive/transmit control detemines the state of the DC005 transceivers in Figure 40. Normally, the transceivers are in the receive state to accept device addresses from the LSI-11 bus. When REC H is asserted (high), XMIT is negated (low). XMIT is asserted (high) when transferring data to the LSI-11 bus (TDOUT, DATEN, and ADREN are high; TRPLY, INWD are low). REC is asserted (high) when receiving data from the LSI-11 bus (TDOUT, DATEN, and ADREN are low; TRPLY, INWD are high).

The control/status register (CSR) (Figure 44, sheet 1) has six active bits and is a read/write register comprised of 74LS367 3-state drivers and flip-flops which are part of other logic circuits shown in Figure 44, sheet 1, and Figure 44, sheet 2. Figure 45 shows the CSR format. The CSR bits are described in Table 13.




Figure 46 Control/Status Register (CSR) Format

The quad transceivers (8641) shown in Figure 44 sheet 3, supplement the DC005 transceivers for interfacing to the LSI-11 bus. In this particular application, the 8641s are permanently enabled by grounding pins 7 and 9.

Table 13 CSR Bit Descriptions

Bit	Name	Description
00 01 02 03 04	Unused	
05	DATO/DATI	When set to a 1, indicates a DATO cycle; when set to a 0, indicates DATI bus cycle.

Table 13 CSR Bit Descriptions (Cont)

Bit	Name	Description
06	Interrupt enable for bit 7	This bit must be set (1) to enable the word count overflow interrupt at the end of a block transfer. When set to 0, the interrupt is inhibited.
07	Block transfer complete	This bit sets (1) when the word count register overflows, providing bit 06 is set.
08	User transfer request	The user's device must set (1) this bit to make a bus request and transfer data. User REQ L (J1-PP) must be driven low (0) to set bit 08. This bit is always read as a zero. This is an example for test purposes.
09 10 11 12 13	Unused	
14	Interrupt enable for bit	This bit must be set (1) to enable the bus time-out interrupt. When set to a 0, the interrupt is inhibited.
15	Bus time-out	This bit sets (1) when a slave on the LSI-11 bus does not respond with BRPLY within 10 $\mu$ s after being addressed. Bit 14 must be set (1) to enable the bus time-out interrupt.

# ADDITIONAL INFORMATION AND DATA FOR USE WITH DMA CHIPKIT APPLICATIONS

Logic to Support DATIO and DATIO B Bus Cycles

The circuit shown in Figure 46 is used to toggle the DATIO L input to the DC010 when it is used for DATIO, DATIO B bus cycles. As shown by the dotted line this circuit may be used with a hard-wired configuration where only DATIO, DATIO B cycles are used or connected to a CSR bit for selection of the type of bus cycle to be used. Although this circuit was not part of the original DMA application information and therefore no CSR bit exists in the drawings, it was added to the board to verify that the board could perform DATIO and DATIO B bus cycles.





Figure 47 Additional Logic Required to Support DATIO Bus Cycles






Figure 48 DATIOB Logic Timing

TIME DELAYS FOR BUS DMA REQUEST

Time delay to recapture the LSI-11 Bus as a function of the RC Values tied to pin 14 (TMOUT H). (NOTE: All times "Burst" Mode-No Refresh.)

1.  $R = 1K \pm 5\%$ C = 0

Time delay from falling edge of MASTER H to rising edge of MASTER H with CNT 4 H pin high = 820 nsec.

- 2.  $R = 1K \pm 5\%$  $C = 1000 \text{ pf} \pm 5\%$ Delay as described above  $\approx$  1.2 usec.
- 3.  $R = 1K \pm 5\%$   $C = 6000 \text{ pf} \pm 5\%$ Delay as described above  $\cong$  2.3 usec.




Figure 49 IC Layout Diagram for DMA Application Board

.ARS FASSEMBLE ABSOLUTE FOR OUT LOADING FURFOSES	THOUT FINE OUT ERROR NEW PC  THOOGGOOD FINTERRUPT INHIBIT FOR PS  AFERDN FRANSFER COMPLETE (XFER DONE.) NEW PC  TRANSFER COMPLETE (XFER DONE.) NEW PC	.=1000	GET BATA FROM THE LOCATION "DATA" TO USE IN BLOCK XFER VIA DHA HOV @#LATA.@#17740& FPUT "DATA" IN OUTPUT REG, MUAL PORTED	#ENABLE THE DHA OPERATION REGISTER MOV #~RO1000000C1100000.P#177404 #15 #~R000000100000000.P#177404 #5ET REQUEST FLAG VIA DIAGNOSTIC	WAIT FUNTIL INTERKUPT BY SOMEONE JMP START FLETS DO IT AGAIN!	#SERVICE ROUTINE FOR TIME OUT ERROR FROM UMA MODULE TIMOUT: BIC #^B0100000000000000000000000000000000000	;SERVICE ROUTINE FOR DATA BLOCK YFER COMPLETE  XFERDN; BIC & BOOO000000000000000000000000000000000	ICONSTANTS FOR THE PROGRAM XFRNO: -10 IAT ASSEMBLY DEFAULT TO 8 DECIMAL TRANSFERS DATA: 123456 IAT ASSEMBLY DEFAULT DATA PATTERN FOR XFER BUF: IREST OF MEMORY AVAILARLE DEFAULT FOR BUFER	.EMD START
		STAKT:				TIMOL	•	CONSTATEND:	
		177406	177406	177404	•	177404	177404		
		001000 000000 001104 001100	001102	040140	177724	04000	000200		
	000220 001054 000200 001066 000200	001000 012706 106427 012737	013737	012737	000001	042737 000000 000002	042737 000000 0000002	177770	001000
	000220 000222 000224 000226	001000 001004 001010 001016	001024	001032	001046	001054 001062 001064	001066 001074 001076	001100 001102 001104	

Figure 50 Test Program Used with DMA Application Board

### HARDWARE FOR CHIPKITS

Two of the CHIPKITS, the DCK11-AC Program Control and the DCK11-AD DMA, are each supplied with an appropriate cable and module as described below. DIGITAL also makes a large variety of compatible hardware, including other modules and cables, connectors, mounting accessories, system enclosures, and cabinets, that you can use to complete your system. This hardware is described in the following DIGITAL publications:

- The DIRECT SALES CATALOG, presenting many items that you order directly from DIGITAL
- . The CHIPKIT BROCHURE

To obtain these publications, or for more detailed information on these and other Accessories and Supplies Group products, write today:

DIGITAL EQUIPMENT CORPORATION Circulation Dept. RQ/W83 460 Amherst Street Nashua, NH 03063

Cable BC07D-10

Ribbon Cable Assembly BC07D-10 is fabricated from two 20-conductor ribbon cables and a 40-pin female connector; the two ribbon cables each comprise twenty 22 AWG conductors which are cemented side-by-side. The ribbon cables are joined approximately every 10 inches with electrical tape. The conductors are terminated at one end by the 40-pin connetor and are unterminated at the other end.

### SPECIFICATIONS

Conductors

40

Number of conductors:

22 AWG, stranded (7/30)

Gauge: Material:

Copper, tinned

Insulation:

PVC

Characteristic

impedance:

76.5 ohms

DC resistance/foot: Capacitance/foot: 0.0166 ohm 29.27 picofarads

Inductance/foot:

0.149 μ henries

UL style number:

1061

Cable

Width:

1.1 inch (nominal)

Thickness: Standard length: 0.102 inch (nominal) 10 feet (±3 inches)

UL style number:

2476

Connector

Type:

H856

Mates with:

H854

# Cable Assembly BC07D Connector (H856) Pin Layout Diagram (shown mating-side up)

	(Shown mating side op)					
	- NOT USED		NOT USED -			
	В		Α			
á	D		С			
	F		Ε			
	J		н			
	L		. <b>K</b>			
	N		M			
	R		Р			
	T		S			
	V		U			
	X		W			
CAB	LE 1 Z		Y CAB	E 2		
	BB		AA			
	DD		CC			
	FF		EE			
	ננ		нн			
	LL		KK			
	NN ·		MM			
	RR		PP			
	π		SS			
	→ W		υυ			
	NOT USED		NOT USED -	J		

## 40-Conductor Ribbon Cable Assembly BC07D Conductor Insulation Color Code

Cable 1			Cable 2		
Pin	Color		Pin	Color	
В	BLK'		Α	BLK	
D	BRN		С	BRN	
F	RED		E	RED	
J	ORN		н	ORN	
L	YEL		K	YEL	
N	GRN		М .	GRN	
R	BLU		Р	BLU	
Т	VIO		S	VIO	
V	GRY		U	GRY	
X	WHT		W	WHT	
Z	BLK		Υ	BLK .	
BB	BRN		AA	BRN	
DD	RED		cc	RED	
FF	ORN		EE	ORN	
ננ	YEL		нн	YEL	
LL	GRN		KK	GRN	
NN	BLU		MM	BLU	
RR	VIO		PP	VIO	
TT	GRY		SS	GRY	
w	WHT	L	υυ	WHT	

### Module W9512

The W9512 is a double height, extended length, single width module with handle (see Figure 50). This wire wrappable module enables a user to easily configure special interface logic for the LSI-11 computer system.

The W9512 module will accept a variety of IC package types and discrete components. The printed circuit on each board connects the appropriate edge connector pins to the  $V_{CC}$  plane on side 1 of the board and the ground plane (GND) on side 2. The remaining edge connector pins terminate to a double row of wire wrap pins for user designated functions. Each module also includes a 40-pin male cable connector to allow an interface cable to be attached to the module logic. The pins of the cable connector are also terminated to a double row of wire wrap pins. Each board contains insulated standoffs to maintain the required clearance between adjacent modules and to prevent shorting of wire wrap pins. The wire wrap pins and components are mounted on side 1 of each module. Rows of predrilled holes accept IC packages with pin spacings of 0.3 in. (.762 cm), 0.4 in. (1.01 cm) and 0.6 in. (1.52 cm). Universal area on the W9512 modules is the area which accepts IC packages with standard pin spacings. These areas have four rows of predrilled holes spaced at 0.3 in. (.762 cm), 0.4 (1.01 cm) and 0.6 in. (1.52 cm).




Figure 51 Physical Layout of the W9512 Module

## APPENDIX LSI-11 Bus Timings






Figure 52 DATI Bus Cycle

170 3/04/03/04/04





### NOTES:

- 1. TIMING SHOWN AT MASTER AND SLAVE DEVICE BUS DRIVER INPUTS AND BUS RECEIVER OUTPUTS
- 2. SIGNAL NAME PREFIXES ARE DEFINED BELOW:
  - T = BUS DRIVER INPUT R = BUS RECEIVER OUTPUT
- 3. BUS DRIVER OUTPUT AND BUS RECEIVER INPUT SIGNAL NAMES INCLUDE A "B" PREFIX
- 4. DON'T CARE CONDITION

Figure 53 DATI Bus Cycle Timing





Figure 54 DATO or DATOB Bus Cycle



- NOTES
  1. TIMING SHOWN AT MASTER AND SLAVE DEVICE
  BUS DRIVER INPUTS AND BUS RECEIVER OUTPUTS
  - 2. SIGNAL NAME PREFIXES ARE DEFINED BELOW T = BUS DRIVER INPUT R = BUS RECEIVER OUTPUT BUS DRIVER OUTPUT AND BUS RECEIVER INPUT SIGNAL NAMES INCLUDE A "B" PREFIX
     DON'T CARE CONDITION

**DATO or DATOB Bus Cycle Timing** Figure 55




Figure 56 DATIO or DATOB Bus Cycle




Figure 57 DATIO or DATOB Bus Cycle Timing





Figure 58 DMA Bus Cycle



NOTES:

1. TIMING SHOWN AT REQUESTING DEVICE BUS DRIVER INPUTS AND BUS RECEIVER OUTPUTS.

2. SIGNAL NAME PREFIXES ARE DEFINED BELOW: T = BUS DRIVER INPUT R = BUS RECEIVER OUTPUT

3. BUS DRIVER OUPUT AND BUS RECEIVER INPUT SIGNAL NAMES INCLUDE A "B" PREFIX

Figure 59 DMA Bus Cycle Timing