

# Maintenance Card

## CONTENTS

Console Commands	1
Module Utilization	6
Powerup/Stand Time	7
Register Addresses	8
Front Panel Operation	10
Processor Status Word Register	11
CPU Error Register	12
PIPO Register	13
PDP-11/44 MA/NDEC Diagnostics	14
CIS (M7090)	15
CIS (M7091 and M7092)	15
Control (M7096)	18
MFM (M7098)	20
Cache (M7097)	20
UBI (M7098)	20
MS 1-M (M722)	41
Memory Management	47
Power Supply (H7142)	53
Index	55

Copyright © 1981 by Digital Equipment Corporation

The material in this manual is for informational purposes and is  
subject to change without notice.

Digital Equipment Corporation assumes no responsibility for  
any errors which may appear in this manual.

Printed in U.S.A.

This document was set on DIGITAL's DEOut 8000 computer  
and typesetting system.

To obtain a copy of this document, use the number shown and  
order from Printing and Circulation Service, NRD/610.

---

## CONSOLE COMMANDS

---

### CONSOLE MODE

Entered by:

1. CPU halting
2. User typing the console break character (CTRL-C)

Exited by:

1. Continue command
2. Stop command
3. Boot command.

### PROGRAM I/O MODE

Entered by:

1. Continue command
2. Stop command.
3. Boot command

Exited by:

1. CPU halting.
2. CTRL-C

### CONSOLE COMMAND SYNTAX EXPRESSIONS

<SP>	One space
<COUNT>	Number count in total
<ADDRESS>	Address argument in total
<DATA>	Data argument in total
<QUALIFIER>	Command modifier
<INPUT PROMPT>	Console prompting (?:>?)
<CR>	Carriage return
<LF>	Line feed

---

## CONSOLE COMMANDS - continued

---

### ADDRESS MODIFIERS

- I      Increment last address used by two
- Decrement last address used by two
- '      Address last used
- A      Last data read becomes address
- SW    Hardware switch register

### CONTROL CHARACTERS

- CTRL-C      Cancels command processing before a terminal session
- CTRL-U      Alternately suppresses and continues display of text at the terminal
- CTRL-P      Invokes console mode.
- CTRL-G      Restarts terminal output that was suspended by CTRL-S.
- CTRL-S      Suspends terminal output until CTRL-Q is used.
- CTRL-H      Cancels current line and discards it.

### QUALIFIERS

- /G      Specifies general register space.
- /N      Permits multiple readings or deposits for one command.
- /M      Specifies a machine-dependent register. The address of each machine-dependent register is.

---

## CONSOLE COMMANDS - continued

---

Address	Register
0 (Read only)	Floating point data
1 (Read only)	CIS Micro PC (MPC)
2 (Read only)	CR data
3 (Read only)	CR data
4 (Read/Write)	CPU Micro PC (MPC)
5 (Read only)	Cache data
6 (Read only)	CPU error register
7 (Read only)	MFM data
10 (Read only)	UNIBUS data
11 (Read only)	Signal register

/TB Take bus maintenance feature if bus is hung.

/DB Cache bypass, do not read cache.

/E Specifies test extensive, used with /I command.

/N Specifies test-extensive-not, used with /I command.

### CONSOLE COMMANDS

Auto A<CR>

Boot B<SP><DEVICE-IDENTIFIER><CR>

Continue C<CR>

Debug D[<QUALIFIER-LIST>]  
<SP><ADDRESS><SP>  
<DATA><CR>

Examine E[<QUALIFIER-LIST>]  
<SP><ADDRESS>[<CR>

FF F[<SP><COUNT>]<CR>

---

## CONSOLE COMMANDS – continued

---

Halt        H<CR>

Init/lex    I<CR>

Memstep   M<CSP><COUNT>|<CR>

Repeat     R<CSP>|COMMAND|<CR>

Single-  
Instruction  
Step       N|<CSP><COUNT>|<CR>

Start      S <CSP><DATA>|<CR>

Set Test   T|<QUADFIELD>|<CR>

### CONSOLE ERRORS

701 SYX        Illegal command

711 IPR IPR     Illegal internal instruction register. Applies to the use of the /M qualifier.

715 INT CPU     Stop and illegal while CPU is running.

720 TRAP ERR    Console tried to examine or deposit but failed due to memory timeout or parity error.

726 NMI=15     An examine was attempted while the CPU was halted and at micro PC 016.

731 HLT ERR     Console tried to halt the processor, but failed.

722 =UNG        Console initiated a CPU transfer, but it was never started.

---


## CONSOLE COMMANDS -- continued

---

- ?00           Checksum error was found while executing  
              a binary load/unload command.
- ?B1           Checksum error was found in PROM 1 of  
              console control store (while running self-  
              test)
- ?B2           Checksum error was found in PROM 2 of  
              console control store (while running self-  
              test)
- ?B5           Error in read/write test for console RAM
- ?A7           Miscellaneous test of T/E failed
- ?A8           PAX data rate test of T/E failed
- ?A9           PAX address test of T/E failed.
- ?AA           Switch register test of T/E failed



# POWERUP/BOOT FLOW



Powerup/Boot Flow

---

## REGISTER ADDRESSES

---

### PEP-11/44 CPU AND I/O DEVICE REGISTER ADDRESSES

Address	Register
17 777 778	Processor status word (PSW)
17 777 77C	Program interrupt request (PIRQ)
17 777 788	CPU error
17 777 700 - 17 777 700	CPU general registers
17 777 575 - 17 777 560	User data PAR, registers D-7
17 777 658 - 17 777 640	User instruction P/II, registers G-7
17 777 535 17 777 520	User data PDR, registers D-7
17 777 818 - 17 777 800	User instruction P/II, registers G-7
17 777 576	MM status register 2 (ISR2)
17 777 574	MM status register 1 (ISR1)
17 777 572	MM status register 0 (ISR0)
17 777 566 17 777 560	Console terminal BU
17 7XX XX8 - 17 7XX XX0	7USB GESteps 5 Lxx (normally 17 776 520)

---

**REGISTER ADDRESSES** – continued

---

Address	Register
17 777 870	Switch register
17 772 510	MM status register 3 (SR3)
17 772 270 17 772 300	Kernel data PAR, registers 0-7
17 772 350 – 17 772 340	Kernel instruction PAR, registers 0-7
17 772 320 17 772 320	Kernel data PDR, registers 0-7
17 772 310 17 772 300	Kernel instruction PDR, registers 0-7
17 772 270 – 17 772 260	Supervisor data PAR, registers 0-7
17 772 240 17 772 240	Supervisor instruction PAR, registers 0-7
17 772 230 – 17 772 220	Supervisor data PDR, registers 0-7
17 772 210 17 772 200	Supervisor instruction PDR, registers 0-7
17 770 370 – 17 770 200	Map registers

---

## FRONT PANEL OPERATION

---

### KEYSWITCH POSITIONS

- |                   |  |
|-------------------|--|
| DC Off            | Logic and fan power off. AC and DC power still present in power supply.  |
| Local             | Normal ON position. Logic and fans have power. Console can be used in either program I/O or console mode.        |
| Local Diagnostics | Locks out console mode. Program I/O is still available. Locks out RD interface if W21 is installed on the M7000. |
| Standby           | Shuts off main +5 V, +15 V, and -15 V power. Memory voltage and fans remain on.                                  |


### THREE-POSITION TOGGLE SWITCH

- |          |                            |
|----------|----------------------------|
| Exec     | Momentary position         |
| Continue | Normal operating position. |
| Test     | Halts CPU.                 |

### LIGHT EMITTING DIODES (LEDs)

- |               |   |
|---------------|---|
| Run Light     | ON: CPU executing instructions.<br>OFF: CPU not used.   |
| DC On Light   | ON: DC power within tolerance.<br>Blinking: DC power out of tolerance.  |
| Battery Light | ON: > 90% charged<br>Slow Blinking: < 90% charged and changing.<br>Fast Blinking: Discharging.<br>OFF: Fully discharged or not present. |
| Remote Light  | ON: CPU under RD control.<br>OFF: CPU not under RD control.   |

# PROCESSOR STATUS WORD REGISTER



\* BIT 15 THROUGH BIT 12 ARE RESERVED FOR FUTURE USE. IF A  
 FUTURE INSTRUCTION DECODE ERROR OCCURS, THE INSTRUCTION  
 DECODE ERROR FLAG WILL BE SET TO 1 AND THE INSTRUCTION  
 WILL BE REFETCHED AND MUST BE COMPLETED BY THE  
 END OF THE NEXT INSTRUCTION. THE INSTRUCTION  
 DECODE ERROR FLAG WILL BE CLEARED AT THE END  
 OF THE CPU.


Processor Status Word 17 777 776



---

## PIR0 REGISTER

---



11 11 11

Program Interrupt Request Register

---

## PDP-11/44 MAINDEC DIAGNOSTICS

---

### PDP-11/44 MAINDEC DIAGNOSTICS


#### NOTE

Items should be associated in the order they are listed.

1. KKFA?? 11/44 Diagnostic ROM\*
2. KKAA?? 11/44 CPU/FIS
3. KKAH?? 11/44 Truss
4. KKT4?? 11/44 Memory Management, Part A
5. KKT8?? 11/44 Memory Management, Part B
6. ZM9B?? MB312? 11/44 UBI Door
7. KKDA?? 11/44 UBI MAP
8. KKKA?? 11/44 KKT1-6 Cache
9. ZMSD?? MS1 1/2M/L Memory
10. ZULD?? DI 11-W/11/44 MPK 6LU
11. KKA0?? 11/44 Power Rail
12. KPPA?? FP11-F, Part A
13. KPPB?? FP11-F, Part B
14. KPPC?? FP11-F, Part C
15. ZKFE?? PDP-11 CIS Instruction Exerciser
16. ZKJA?? UNIBUS Systems Exerciser
17. ZKUB?? UNIBUS Exerciser Module

\* Diagnostic ROM is on the M/008 module.

## CIM (M7090)



CIM Jumper Lead Functions, Connectors, and LED Indicator  
**CIM CONFIGURATION**

### 20 mA Configuration

Mode	Jumper Leads				
Transmitter	W4	W5	W6	W7	W12
Active	OUT	IN	IN	OUT	IN
Passive	IN	OUT	OUT	IN	OUT
FIA Device	OUT	OUT	OUT	OUT	OUT

---

## QIM (M 7090) - continued

---

Mode	Jumper Leads							
	W1	W2	W3	W4	W5	W17	W18	
Active Receiver	IN	OUT	IN	OUT	IN	OUT	IN	OUT
Passive Receiver	OUT	IN	OUT	IN	OUT	IN	OUT	IN
EIA Device	OUT	OUT	OUT	OUT	OUT	OUT	IN	IN

Jumper W11 should always be installed. Jumper W12, W15, W16, W18, W19, and W20 may remain installed for 20 mA operation.

### EIA Configuration

Mode	Jumper Leads			
	W12	W15	W16	W17
RS-232-C	IN	OUT	IN	OUT
RS-422	OUT	OUT	IN	OUT
RS-423	OUT	OUT	IN	OUT

Mode	Jumper Leads			
	W19	W19	W20	W19- W18
RS-232-C	IN	OUT	IN	OUT
RS-422	IN	OUT	IN	OUT
RS-423	IN	IN	OUT	OUT

---

## CIM (M7090) – continued

---

### USB Configuration

Mode	Jumper Lead
------	-------------

HS-200-0	IN
HS-400	OUT

Connector J6 should have a lead connected (74 22428 00) when there is no USB for diagnostics. In order to run operating software, this jumper must be removed.

### Remote Diagnosis Configuration

#### W21

IN	RD disabled if local disable
OUT	RD enabled if in with local disable or cos enable

### Voltage Monitoring

#### W10

IN	enables +12 V monitoring
OUT	Disables +12 V monitoring

### LED indicator

The LED is lit when EIA data transmission to the console terminal occurs in both directions. The 20 mA operator has no effect on this LED.


### CIM

The CIM (M7090) can not be mounted on multi-layer boards. A multi-layer waster can not be inserted into slot 1, rows A and B.

---

## CIS (M7091 and M7092)

---



### KE44-A (CIS)

1. CIS instructions are decoded in.
2. The CPU addresses MPC 000 in order to process an illegal instruction trap. However, the KE44-A asserts the signal CIS LMA0 L. This forces an MPC value of 740 onto the KD11-Z MPC lines.

#### NOTE


KD11-Z microcode addresses 740-770 are utilized for CIS instructions.

3. During execution of the CIS instruction, the CIS processor controls the next MPC generation for the KD11-Z.
4. Upon completion of the CIS instruction, the KE44-A stops controlling the KD11-Z's next MPC lines. It also drops the signal CIS ENAB L.
5. The KD11-Z attempts to address MPC 000 in order to process the illegal instruction trap. When CIS ENAB L is dropped, it makes the signals next IR L and next IR H on I.2-3. This forces a new CP (BR2) to be loaded into the IR which removes the trap condition. Instead of processing an illegal instruction trap, the KD11-Z fetches a new instruction.

---


## CONTROL (M7095)

---



M7095 GPU Control

## MFM (M7086)



MFM Jumper Lead Location, Switches, and LED Indicator

### MFM CONSOLE TERMINAL BAUD RATE SELECTION

Receiver Switch Locations	Switch Pack Off			
	2	3	4	5
Transmitter Switch Locations	6	7	8	9
Baud Rate				
50	ON	ON	ON	ON
75	ON	ON	ON	OFF
110	ON	ON	OFF	ON
134.6	ON	ON	OFF	OFF
160	ON	OFF	ON	ON
200	ON	OFF	ON	OFF
300	ON	OFF	OFF	ON
500	ON	OFF	OFF	OFF
1200	OFF	ON	ON	ON
1800	OFF	ON	ON	OFF
2000	OFF	ON	OFF	ON

---

**MFM (M7096) - continued**


---




	Switch Pack 83			
Receiver Switch Locations	2	3	4	5
Transmitter Switch Locations	6	7	8	9
<b>Speed Rate</b>				
2400	OFF	ON	OFF	OFF
3800	OFF	OFF	ON	ON
4000	OFF	OFF	ON	OFF
9600	OFF	OFF	OFF	ON
19200	OFF	OFF	OFF	OFF

**MFM CONSOLE TERMINAL JUMPERS**

W1	IN: Enable address decode. OUT: Disable address decode.				
W4	IN: Enable receiver error bits (15:12). OUT: Disable receiver error bits (15:12).				
W5	IN: Enable terminal break. OUT: Disable terminal break.				
W6	IN: Enable parity. OUT: Disable parity.				
W7 & W8	Character length for console UART.				
	<b>Jumper</b>	<b>5 Bits</b>	<b>6 Bits</b>	<b>7 Bits</b>	<b>8 Bits</b>
	W7	IN	IN	OUT	OUT
	W8	IN	OUT	IN	OUT

## MFM (M7098) -- continued


- W8** IN: Odd parity.  
 OUT: Even parity.
- 51 (EG)** UN: 1 stop bit.  
 U14: 2 stop bits.  
 U11: 1.5 stop bits if W7 and W8 are in.




MFM Registers

# MFM (M7098) -- continued

TIME TRANSMISSION BUFFER REGISTER  
ADDRESS—7 777 7bb




TIME TRANSMISSION BUFFER REGISTER  
ADDRESS—7 777 7bb



TIME TRANSMISSION

TIME TRANSMISSION

TIME RECEIVER BUFFER REGISTER  
ADDRESS—7 777 7bb




TIME RECEIVER

TIME RECEIVER

TIME RECEIVER

TIME RECEIVER

TIME TRANSMISSION STATUS REGISTER  
ADDRESS—7 777 7bb




TIME TRANSMISSION

TIME TRANSMISSION

TIME TRANSMISSION

TIME TRANSMISSION


TIME TRANSMISSION BUFFER REGISTER  
ADDRESS—7 777 7bb



SEE DATA SHEET FOR BIT LEVEL

SEE DATA SHEET

LINE CLOCK STATUS REGISTER  
ADDRESS—7 777 7bb



LINE CLOCK STATUS

LINE CLOCK STATUS

---

## CACHE (M708?)

---

### KK11 B

- 4K words 18K bytes.
- Single arb. stream mapped caches with write through for reads.
- Can be removed without affecting overall KD11-Z operation.
- Switch S1:
  - ON: Force miss upper 2K words of cache.
  - OFF: Enable upper 2K words of cache
- Switch S2:
  - ON: Force miss lower 2K words of cache.
  - OFF: Enable lower 2K words of cache
- Jumpers W1 and W2:
  - W1:IN, W2:OUT - Single port memory and force miss only (cache not affected).
  - W1:OUT, W2:IN - Highest memory and force miss only (cache invalidated).

### NOTE

This is for GPU read hit with bypass.

---

**CACHE (M7007) - continued**


---

**CACHE RESPONSES TO HIT/MISS OPERATIONS**


	DMA Hit	DMA Miss	CPU Hit	CPU Miss
Read	Not Affected	Not Affected	Cache Read	Write Data Write Tag Write Valid
Read Bypass	Invalid	Not Affected	Invalid <sup>1</sup> or Not Affected	Not Affected
Write	Invalid	Not Affected	Write Data	Not Affected
Write Bypass	Invalid	Not Affected	Invalid	Not Affected

<sup>1</sup> Depends on jumpers W1 and W2.


## CACHE (M7097) – continued



Cache Memory Module, Switches, LED Indicators, and Jumper Lead Locations




Cache Memory Error Register 17 277 744




Cache Control Register 17 177 748



**CACHE (M7087) - continued**




Address Mask Register 17 777 7B2



Cache Data Register 17 777 75A

## UBI (M7030)



UBI Module, Switch and Junction Lead Locations

### UBI DIAGNOSTIC AND BOOTSTRAP ROMS

#### Switch Pack: E26

- Switch S1:
  - ON: 766 XXX device bootstrap program.
  - OFF: 775 XXX CPU diagnostic program.
- Switch S2:
  - ON: Bootstrap/diagnostic enabled.
  - OFF: Bootstrap/diagnostic disabled.
- Switches S3 S12 are bits (08:01) of the starting address:
  - ON = 1, OFF = 0.
- Device ROM identification.

To identify the device bootstrap ROMS that are installed, initiate the diagnostic program MAINDEC G2M9B17 or examine the following five addresses and compare the responses with the bootstrap ROM numbers listed:

- |   |        |                     |             |
|---|--------|---------------------|-------------|
| 1 | 775774 | ICPU diagnostic ROM |             |
| 2 | 773000 | IDevice ROM #1      | ← 0.00      |
| 3 | 773200 | IDevice ROM #2      | ← 110.1.1.1 |

---

## UBI (M7095) – continued

---

- 4. 773400 (Device ROM #3)    ✓    T.104
- 5. 773500 (Device ROM #4)

A 177 77% response indicates the continuation of a ROM diagnostic program to an additional ROM.

A XIX 77% response indicates a ROM failure or no ROM present at the addressed location.

- The position of the bootstrap ROM on the module must be sequential, starting with device #1 through device #4.

IC Location	Bootstrap ROM
F48	Device #1
E48	Device #2
E5D	Device #3
E E1	Device #4

- W1.IN        – Enable parity error abort.  
   OUT        – Disable parity error abort.
- W2.IN        Enable diagnosed ROM  
   OUT        Disable diagnosed ROM.
- W17,W18     Always installed.

### BOOTSTRAP ROM IDENTIFIERS

Octal ID Number	Device ROM
041524	TA11
042104	TU08
042113	TK03/06/05J
042113	TU06/58
042114	RU01
042116	AK06/07
042120	FR02/03
042120	RP04/05/06

---

**UBI (M7098) -- continued**


---

Octal ID Number	Device ROM
042120	RM02:03
042121	RS03:04
042130	RX01
042131	RX02
046515	TJ,18,45,77,7E10
046523	TS04
046524	TJ,10, TE10, TS03
050122	PC05
050122	ASR 23
064115	
177776	DU11
177776	
054115	
177776	DMG 11
177776	
064126	
177776	DU11
177776	
054127	
177776	DU11
177776	

**PDF-11/44 UBI DIAGNOSTIC ROM**

- Tests 1-14 loop OV error
- Tests 15-16 halt ON error.

Loop/Halt Address	Test Number	Description
160070	1	Unconditional branch
165106	2	CR, Mode 0, UMI, HVS, RHI, BLT, BIOS

## DB1 (M709E) - continued

Temp/Halt Address	Test Number	Description
185122	3	DFC, Mode 0. BDFL, BFD, BGF, BLE
185154	4	ROR, Mode 0. BUC, BRIS, BNE
185172	5	Register data path
185202	6	ROL, BCC, BLK
185220	7	ADD, INC, COM, BCS, BLE
185240	10	BOP, DEC, BIS, ASS, BLO
185248	11	COM, BLOS
185260	11	INC, BGT, BIF
185302	12	SWAB, CMP, BIT, BNE, BEY
185312	12	MOV8, BPL
185334	13	SOB, CLR, TST, SNL
185346	14	JSH
185358	14	Push onto stack failed
185366	14	RTS
185400	14	RTI
185406	14	JMI*
185526	15	Main memory data error without cache
185550	15	Main memory data error without cache
185584	16	No hit in cache
185582	16	No hit in cache
185584	16 or 18	Parity error
185702	Any Test	Hardware trap on 4 (clock divide)

## DEVICE ROM PART NUMBERS

Device	ROM Part Number
ASR 33	23-760A5
DL11	23-925A9 28-927A5 23-928A9
DAC 11	23-862A9 23-863A9 23-069A9

---

**UB: (247098) - continued**

---

Device	RCNG Part Number
DUP	23-8587A9 23-8588A9 23-870A9
DUP-11	23-865A9 23-868A9 23-867A9
PC05	23-700A9
RXC3/05	23-766A9
RK05/07	23-752A9
RL01	23-751A9
RK02/03	23-756A9
RFD4/06/08	23-755A9
RS03/04	23-758A9
R001	23-763A9
RK02	23-811A9
T001	23-764A9
TU10, 7E10, T503	23-758A9
TU 12, 45, 77, 1L16	23-767A9
TU62, 68	23-758A9
TU58	23-765A9
TU60	23-761A9

---

**U/B! (M709B) - continued**

---

**DEVICE BOOTSTRAP IDENTIFIERS**

CI     IAT  
DB     B104/06/08, HM02/03  
DD     TU56  
DK     B409/02/05.1  
DI     B-01  
DM     B408/07  
DP     B402/09  
DS     B303/04  
DT     TU55/56  
DX     BX01  
DY     BX02  
MA     LUTM/T-18 [TM02/03]  
MT     TL10/TE10/TS05  
PA     PC05  
TT     ARR 35  
XM     DMC-11  
XW     DUP-11  
YJ     DU11  
XL     DL11

**UNIBUS MAP REGISTERS**

Register	UNIBUS Address		Mapping Address Range
	LO	HI	
0	770200	09	000000 - 017777
1	770204	06	020000 - 037777
2	770210	12	040000 - 057777
3	770214	16	060000 - 077777
4	770220	22	100000 - 117777
5	770224	26	120000 - 137777
6	770230	32	140000 - 157777
7	770234	36	160000 - 177777
10	770240	42	200000 - 217777

---

**UBI (M7D93) – continued**

---

Register	UNIBUS Address		Mapping Address Page
	LO	HI	
11	770244	48	220000 - 237777
12	770250	52	240000 - 257777
13	770264	68	280000 - 277777
14	770280	80	300000 - 317777
15	770284	86	320000 - 337777
16	770270	72	340000 - 357777
17	770274	76	380000 - 377777
20	770300	02	400000 - 417777
21	770304	08	420000 - 437777
22	770310	12	440000 - 457777
23	770314	16	460000 - 477777
24	770320	22	500000 - 517777
25	770326	26	520000 - 537777
26	770320	32	540000 - 557777
27	770336	38	580000 - 577777
30	770340	42	600000 - 617777
31	770344	46	520000 - 637777
32	770350	52	540000 - 6b7777
35	770354	56	680000 - 677777
34	770350	52	700000 - 717777
35	770354	56	720000 - 737777
36	770370	72	740000 - 767777
37	770374	76	

\* Register 37 is not used for relocation as the corresponding mapping address is the I/O page.

**UNIBUS ADDRESS SPACE JUMPERS, UPPER LIMIT**

Defines the last address which will not pass to main memory.

**UNIBUS ADDRESS SPACE JUMPERS, LOWER LIMIT**

Defines the first address which will not pass to main memory

UNIBUS Address Space Jumps, Upper Limit

Hex	Decimal	Octal	W7	W6	W5	W4	W3
0	0	0	IN	IN	IN	IN	IN
17777	4	1	OUT	IN	IN	IN	IN
37777	6	2	IN	OUT	IN	IN	IN
57777	10	3	OUT	OUT	IN	IN	IN
77777	16	4	IN	IN	OUT	IN	IN
177777	20	5	OUT	IN	OUT	IN	IN
137777	24	6	IN	OUT	OUT	IN	IN
157777	26	7	OUT	OUT	OUT	IN	IN
177777	30	10	IN	IN	IN	OUT	IN
217777	38	11	OUT	IN	IN	OUT	IN
237777	40	12	IN	OUT	IN	OUT	IN
257777	44	13	OUT	OUT	IN	OUT	IN
277777	46	14	IN	IN	OUT	OUT	IN
317777	52	15	OUT	IN	OUT	OUT	IN
337777	56	16	IN	OUT	OUT	OUT	IN

UNIBUS Address Space Jumps, Upper Limit

Line UNIBUS Address	Decimal KW	Decimal Bank	W7	W6	W5	W4	W3
55777	60	17	OUT	OUT	OUT	OUT	IN
57777	64	20	IN	IN	IN	IN	OUT
61777	66	21	OUT	IN	IN	IN	OUT
63777	72	22	IN	OUT	IN	IN	OUT
65777	76	23	OUT	OUT	IN	IN	OUT
67777	80	24	N	IN	OUT	IN	OUT
61777	84	25	OUT	IN	OUT	IN	OUT
63777	88	26	IN	OUT	OUT	IN	OUT
65777	82	27	OUT	OUT	OUT	IN	OUT
67777	86	30	IN	IN	IN	OUT	OUT
81777	100	31	OUT	IN	IN	OUT	OUT
83777	104	32	IN	OUT	IN	OUT	OUT
85777	108	35	OUT	OUT	N	OUT	OUT
87777	112	34	IN	IN	OUT	OUT	OUT
91777	116	25	OUT	IN	OUT	OUT	OUT
13777	120	36	IN	OUT	OUT	OUT	OUT
15777	124	37	OUT	OUT	OUT	OUT	OUT

## URIBUS Address Space Jumpers, Lower Limit

First URIBUS Address	Decimal Kw	Gate Rank	W12	W11	W10	W9	W8
0	0	0	IN	IN	IN	IN	IN
20000	4	1	OUT	IN	IN	IN	IN
40000	8	2	IN	OUT	IN	IN	IN
80000	12	3	OUT	OUT	IN	IN	IN
100000	16	4	IN	IN	OUT	IN	IN
120000	20	5	OUT	IN	OUT	IN	IN
140000	24	6	IN	OUT	OUT	IN	IN
160000	28	7	OUT	OUT	OUT	IN	IN
200000	32	8	IN	IN	IN	OUT	IN
220000	36	11	OUT	IN	IN	OUT	IN
240000	40	12	IN	OUT	IN	OUT	IN
280000	44	13	OUT	OUT	IN	OUT	IN
300000	48	14	IN	IN	OUT	OUT	IN
320000	52	15	OUT	IN	OUT	OUT	IN
340000	56	16	IN	OUT	OUT	OUT	IN

---

 URIBUS - (REG. IN) IN
 

---

First UNIVIS Address	Decimal Row	Decimal Bank	W12	W11	W10	W9	W8
380000	80	17	OUT	OUT	OUT	OUT	IN
400000	84	20	IN	IN	IN	IN	OUT
420000	88	21	OUT	IN	IN	IN	OUT
440000	92	22	N	OUT	IN	IN	OUT
460000	96	23	OUT	OUT	IN	IN	OUT
520000	100	24	N	IN	OUT	IN	OUT
540000	104	26	OUT	IN	OUT	IN	OUT
560000	108	28	N	OUT	OUT	N	OUT
580000	112	27	OUT	OUT	OUT	N	OUT
600000	116	30	IN	N	IN	OUT	OUT
620000	120	31	OUT	N	IN	OUT	OUT
640000	124	32	IN	OUT	IN	OUT	OUT
660000	128	33	OUT	OUT	IN	OUT	OUT
700000	132	34	IN	N	OUT	OUT	OUT
720000	136	36	OUT	IN	OUT	OUT	OUT
740000	140	38	IN	OUT	OUT	OUT	OUT
760000	144	37	OUT	OUT	OUT	OUT	OUT

UB1 (M7098) - continued



## MS11-M (M8722)

### MS11-M MEMORY

- MS11-M can accommodate battery backup (M7750). The module is permitted for +5 V, +12 V, and -12 V battery backup voltages.

#### WARNING:

The green LED indicates +5 V BBU is present, in which case the module should not be removed until such voltages are powered off.

- The red LED on the module indicates that an unrecoverable error has occurred.
- When the MS11-M is used with a PD-11/44, the memory should be inserted into one of the designated expanded UNIBUS slots B-12 in the processor's backplane. Assume W1 must be out.
- Power voltage checks:

Voltage	Tolerance	Backplane
+5 V Maximum ripple = 2 mV-P	(25 V)	AA2, AA3, CA2
+5 V BBU Maximum ripple = 2 mV-P	(25 V)	BD1
+12 V Maximum ripple = 1.0 mV-P	(90 V)	AR1
-12 V Maximum ripple = 1.0 mV-P	(1.2 V)	AS1



Switch and Jumper Locations

## STARTING ADDRESS CONFIGURATION

Decimal	Octal	SW2-5 (A29)	SW2-4 (A28)	SW2-3 (A19)	SW2-2 (A18)	SW2-1 (A17)
0K	00000000	ON	ON	ON	ON	ON
64K	00400000	ON	ON	ON	ON	OFF
128K	01000000	ON	ON	ON	OFF	ON
192K	01400000	ON	ON	ON	OFF	OFF
256K	02000000	ON	ON	OFF	ON	ON
320K	02400000	ON	ON	OFF	ON	OFF
384K	03000000	ON	ON	OFF	OFF	ON
448K	03400000	ON	ON	OFF	OFF	OFF
512K	04000000	ON	OFF	ON	ON	ON
576K	04400000	ON	OFF	ON	ON	OFF
640K	05000000	ON	OFF	ON	OFF	ON
704K	05400000	ON	OFF	ON	OFF	OFF
768K	06000000	ON	OFF	OFF	ON	ON
832K	06400000	ON	OFF	OFF	ON	OFF
896K	07000000	ON	OFF	OFF	OFF	ON
960K	07400000	ON	OFF	OFF	OFF	OFF

MS1-M (M8722) -- continued

Decimal	Octal	SW2-0 (A21)	SW2-4 (A25)	SW2-3 (A18)	SW2-2 (A16)	SW2-1 (A17)
1064K	1000000	OFF	ON	ON	ON	ON
1088K	1050000	OFF	DN	ON	ON	OFF
1152K	1100000	OFF	UN	ON	OFF	ON
1216K	1140000	OFF	UN	ON	OFF	OFF
1280K	1200000	OFF	ON	OFF	ON	ON
1344K	1240000	OFF	ON	OFF	ON	OFF
1408K	1300000	OFF	ON	OFF	OFF	ON
1472K	1340000	OFF	ON	OFF	OFF	OFF
1536K	1400000	OFF	OFF	ON	ON	ON
1600K	1440000	OFF	OFF	ON	ON	OFF
1664K	1500000	OFF	OFF	DN	OFF	DN
1728K	1540000	OFF	OFF	DN	OFF	OFF
1792K	1600000	OFF	OFF	OFF	ON	ON
1856K	1640000	OFF	OFF	OFF	ON	OFF

Decimal	Octal	SW2 5 (A21)	SW2 4 (A20)	SW2 3 (A18)	SW2 2 (A16)	SW2 1 (A15)
1820K	1700000	OFF	OFF	OFF	ON	ON
1884K	1740000	ON	OFF	OFF	OFF	OFF

ON = 1, OFF = 0

UNBLE in selected UNIBUS operation of the MS11-M is selected by W1

W1      OUT      = Enabled UNBLE  
 W1      IN        = Modified UNBLE

## INTERLEAVE CONFIGURATIONS

Mode	SW2-6	SW2-7	SW2-7
Not Interleaved	OFF	OFF	OFF
1st Interleaved MEM/EVEN	ON	ON	OFF
2nd Interleaved MEM/ODD	ON	OFF	ON

## NOTE

The five remaining switch configurations should never be used.

## PARITY CGT ADDRESS CONFIGURATIONS

UNIBUS Address	Extended UNIBUS Address	SW1-1 (AG4)	SW1-2 (AG5)	SW1-3 (AG2)	SW1-4 (AD1)
772100	1772100	ON	ON	ON	ON
772102	1772102	ON	ON	ON	OFF
772104	1772104	ON	ON	OFF	ON
772106	1772106	ON	ON	OFF	OFF
772110	1772110	ON	OFF	ON	ON

## MS11-M (R8722) -- continued

UNIBUS Address	Extended UNIBUS Address	SW1-1 (A04)	SW1-2 (A05)	SW1-3 (A02)	SW1-4 (A01)
772112	1772112	ON	OFF	ON	OFF
772114	1772114	ON	OFF	OFF	ON
772116	1772116	ON	OFF	OFF	OFF
772120	1772120	OFF	ON	ON	ON
772122	1772122	OFF	ON	ON	OFF
772124	1772124	OFF	ON	OFF	ON
772126	1772126	OFF	ON	OFF	OFF
772130	1772130	OFF	OFF	ON	ON
772132	1772132	OFF	OFF	ON	OFF
772134	1772134	OFF	OFF	OFF	ON
772138	1772138	OFF	OFF	OFF	OFF

OFF = 1, ON = 0

---

## MEMORY MANAGEMENT

---


### MEMORY MANAGEMENT RELOCATION CONSTANTS

Physical Bank	Physical Address	Relocation Constant
0 (4K)	000000 - 017776	0000
1 (8K)	020000 - 037776	0200
2 (12K)	040000 - 057776	0400
3 (16K)	060000 - 077776	0600
4 (20K)	100000 - 117776	1000
5 (24K)	120000 - 137776	1200
6 (28K)	140000 - 157776	1400
7 (32K)	160000 - 177776	1600
10 (38K)	200000 - 217776	2000
11 (40K)	220000 - 237776	2200
12 (44K)	240000 - 257776	2400
13 (48K)	260000 - 277776	2600
14 (52K)	300000 - 317776	3000
15 (56K)	320000 - 337776	3200
16 (60K)	340000 - 357776	3400
17 (64K)	360000 - 377776	3600
20 (68K)	400000 - 417776	4000
21 (72K)	420000 - 437776	4200
22 (76K)	440000 - 457776	4400
23 (80K)	460000 - 477776	4600
24 (84K)	500000 - 517776	5000
25 (88K)	520000 - 537776	5200
26 (92K)	540000 - 557776	5400
27 (96K)	560000 - 577776	5600
30 (100K)	600000 - 517776	6000
31 (104K)	620000 - 537776	6200
32 (108K)	640000 - 557776	6400
33 (112K)	660000 - 577776	6600
34 (116K)	680000 - 597776	7000
35 (120K)	720000 - 757776	7200
36 (124K)	740000 - 757776	7400
37 (128K)	760000 - 777776	7600

## MEMORY MANAGEMENT — continued



Control and Status Register



Physical Address Generator, 22-Bit Mapping



---

## MEMORY MANAGEMENT – continued

---

### TRIS JUMPER CONFIGURATIONS

W9	IN: Enable receiver error bits (1b:12) OUT: Disable receiver error bits (15:12)															
W10	IN: Enable break bit. OUT: Disable break bit															
W11	IN: Enable parity OUT: Disable parity.															
W12 & W13	Character length for USB UART															
	<table><thead><tr><th>Jumper</th><th>8 Bits</th><th>9 Bits</th><th>7 Bits</th><th>8 Bits</th></tr></thead><tbody><tr><td>W12</td><td>IN</td><td>IN</td><td>OUT</td><td>OUT</td></tr><tr><td>W13</td><td>IN</td><td>OUT</td><td>IN</td><td>OUT</td></tr></tbody></table>	Jumper	8 Bits	9 Bits	7 Bits	8 Bits	W12	IN	IN	OUT	OUT	W13	IN	OUT	IN	OUT
Jumper	8 Bits	9 Bits	7 Bits	8 Bits												
W12	IN	IN	OUT	OUT												
W13	IN	OUT	IN	OUT												
W14	IN: Data parity OUT: Even parity.															

### TRIS BAUD RATE SELECTION

	Switch Pack E7		
Receiver Switch	1	2	3
Transmitter Switch	4	5	6
<b>Baud Rate</b>			
38400	ON	OFF	OFF
5600	OFF	ON	OFF
Console (RCL)	OFF	OFF	ON

Switch 67 is not used



---

## MEMORY MANAGEMENT – continued

---



Physical Address Generation, 18-B Mapping



Physical Address Generation, 18-64 Mapping

---

## POWER SUPPLY

---

### H7140 POWER SUPPLY

1. The dc LED on the front panel must be lit. If the dc LED is blinking check the following:
  - a. All dc voltages. Replace H7140.
  - b. Battery backup jumpers on DD11 CK or DD11 DK headers. The jumpers should be out. No voltages on the backplane should be jumpered together. The jumpers are usually #20 insulated bus wire.
  - c. D25 on the M7090 module is in backwards. Replace the M7090.
2. H7140 provides the following voltages:
  - 16.1 Vdc at 120 amperes
  - 116.0 Vdc at 3 amperes
  - +5.0 Vdc at 5 amperes
  - +12.0 Vdc at 5 amperes
  - 5.0 Vdc at 1 amperes
  - +5.0 Vdc at 10 amperes
3. Battery backup option (if applicable)

The BAT LED on the front panel indicates battery backup status. If the 'BAT' LED is:

  - a. Continuously ON = battery backup is present and greater than 90% charged.
  - b. OFF = no battery backup is present or it is fully discharged.
  - c. Pulsing at a slow rate (1 Hz) = battery backup is present and less than 90% charged.
  - d. Pulsing at a fast rate (10 Hz) = battery backup is present and being discharged.

---

**POWER SUPPLY – continued**

---

**CPU MODULE CURRENT REQUIREMENTS**

Option (Module)	DC Current				
		+5.1 V	+12 V	-12 V	+5.1 00
KD11-7					
M7090	0.5 A				
M7094	7.5 A				
M7095	7.5 A				
M7096	5.0 A				
M7096	7.0 A				
KK11-B					
M7097	8.5 A				
KT11-1					
M7098	7.0 A				
KE11-A					
M7091	2.1 A				
M7092	8.0 A				
MS11-ML					
M8722-BA	4.8 A	1.2 A	60 mA	1.5 A	
M0902	1.5 A				

---

## NOTES

---





