DZV11 asynchronous multiplexer user's guide

digital equipment corporation • maynard, massachusetts

Copyright © 1978 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

Printed in U.S.A.

This document was set on DIGITAL's DECset-8000 computerized typesetting system.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

| DEC          | DECtape | PDP              |
|--------------|---------|------------------|
| DECCOMM      | DECUS   | RSTS             |
| DECsystem-10 | DIGITAL | <b>TYPESET-8</b> |
| DECSYSTEM-20 | MASSBUS | TYPESET-11       |
|              |         | UNIBUS           |

# CONTENTS

Page

# CHAPTER 1 GENERAL DESCRIPTION

| 1.1     | INTRODUCTION           | 1-1 |
|---------|------------------------|-----|
| 1.2     | PHYSICAL DESCRIPTION   |     |
| 1.2.1   | DZV11 Configurations   | 1-3 |
| 1.2.2   | BC11U Interface Cable  | 1-3 |
| 1.2.3   | Test Connectors        |     |
| 1.3     | SPECIFICATIONS         | 1-4 |
| 1.3.1   | Environmental          | 1-4 |
| 1.3.2   | Electrical             | 1-4 |
| 1.3.3   | Performance            | 1-4 |
| 1.3.3.1 | Maximum Configurations | 1-4 |
| 1.3.3.2 | Throughput             | 1-4 |
| 1.3.3.3 | Receivers              | 1-4 |
| 1.3.3.4 | Transmitters           |     |
| 1.3.3.5 | Baud Rate Generator    | 1-7 |
| 1.3.3.6 | Performance Summary    | 1-7 |
| 1.3.4   | Interrupts             | 1-7 |

# CHAPTER 2 INSTALLATION

| 2.1     | SCOPE                    | 2-1 |
|---------|--------------------------|-----|
| 2.2     | UNPACKING AND INSPECTION | 2-1 |
| 2.3     | INSTALLATION PROCEDURE   |     |
| 2.3.1   | Jumper Configuration     | 2-1 |
| 2.3.1.1 | Device Operation         |     |
| 2.3.1.2 | Modem Control Jumpers    | 2-2 |
| 2.3.2   | Module Installation      | 2-2 |

# CHAPTER 3 DEVICE REGISTERS

| 3.1   | SCOPE                        | 3-1 |
|-------|------------------------------|-----|
| 3.2   | DEVICE REGISTERS             | 3-1 |
| 3.2.1 | Control and Status Register  |     |
| 3.2.2 | Receiver Buffer              | 3-1 |
| 3.2.3 | Line Parameter Register      | 3-5 |
| 3.2.4 | Transmitter Control Register | 3-5 |
| 3.2.5 | Modem Status Register        | 3-7 |
| 3.2.6 | Transmit Data Register       | 3-8 |

# **CONTENTS** (Cont)

#### CHAPTER 4 PROGRAMMING

| 4.1   | SCOPE                                | 4-1 |
|-------|--------------------------------------|-----|
| 4.2   | DEVICE ADDRESS ASSIGNMENTS           | 4-1 |
| 4.3   | INTERRUPT VECTOR ADDRESS ASSIGNMENTS |     |
| 4.4   | PROGRAMMING FEATURES                 | 4-2 |
| 4.4.1 | Baud Rate                            | 4-2 |
| 4.4.2 | Character Length                     | 4-2 |
| 4.4.3 | Stop Bits                            | 4-3 |
| 4.4.4 | Parity                               | 4-3 |
| 4.4.5 | Interrupts                           | 4-3 |
| 4.4.6 | Emptying the Silo                    | 4-4 |
| 4.4.7 | Transmitting a Character             |     |
| 4.4.8 | Data Set Control                     | 4-6 |

## **FIGURES**

#### Figure No. Title Page DZV11-A (M7957 Module).....1-1 1-1 1-2 DZV11 System Applications ......1-2 1-3 DZV11-B (M7957 Module, H325 and H329) Connectors and Cable Assembly BC11U-25).....1-3 1-4 1-5 Loopback Connections ......1-6 M7957 Address Selection ......2-2 2-1 2-2 M7957 Vector Selection......2-3 3-1

## **TABLES**

#### Table No.

#### Title

# Page

| 2-1 | Items Supplied per Configuration | 2-1 |
|-----|----------------------------------|-----|
| 2-2 | Jumper Configuration             |     |
| 2-3 | Address Switch Selection         | 2-3 |

#### iv

# TABLES (CONT)

# Table No.

12

# Title

# Page

| 2-4 | Vector Switch Selection            | 2-4 |
|-----|------------------------------------|-----|
| 3-1 | DZV11 Register Address Assignments | 3-1 |
| 3-2 | CSR Bit Assignments                |     |
| 3-3 | RBUF Bit Assignments               |     |
| 3-4 | LPR Bit Assignments                |     |
| 4-1 | Baud Rate Selection Chart          |     |
|     |                                    |     |

•

and generally

,

. .

.

n in the second s

5

# CHAPTER 1 GENERAL DESCRIPTION

#### **1.1 INTRODUCTION**

The DZV11, shown in Figure 1-1, is an asynchronous multiplexer that provides an interface between an LSI-11 processor and four asynchronous serial data communication channels. It can be used with the LSI-11 processor in a variety of applications that include data concentration, real time processing and cluster controlling. The DZV11 provides an EIA RS232C interface and enough data set control to permit dial-up (auto answer) operation with modems capable of full-duplex operation\*, such as the Bell models 103, 113, 212, or equivalent. Remote operation over private lines for full-duplex point to point or full-duplex multipoint as a control (master) station is also possible. Figure 1-2 depicts several of the possible applications for the DZV11 in an LSI-11 system.




Figure 1-1 DZV11-A (M7957 Module)

<sup>\*</sup>The DZV11 data set control does not support half-duplex operations or the secondary transmit and receive operations available with some modems such as the Bell 202, etc.




Figure 1-2 DZV11 System Applications

The DZV11 has several features that provide flexible control of parameters such as baud rate, character length, number of stop bits for each line, odd or even parity for each line, and transmitter-receiver interrupts. Additional features include limited data set control, zero receiver baud rate, break generation and detection, silo buffering of received data, and line turnaround.

Program compatibility is maintained with the Unibus option DZ11-A. The only compatibility exception is the number of serial channels supported. The DZV11 does not support 20 mA operation.

#### **1.2 PHYSICAL DESCRIPTION**

The DZV11 comprises a single quad size module,  $21.6 \text{ cm} \times 26.5 \text{ cm} (8.51 \text{ inches} \times 10.44 \text{ inches})$ , and is designated as the M7957 module. All input and output leads are available on a Berg header. The DZV11 connects to the LSI-11 QBUS by the H9270 mounting panel or equivalent. All QBUS input/output signals enter and leave the module via the mounting panel pins.

#### **1.2.1 DZV11 Configurations**

The DZV11 can be supplied in two configurations. The DZV11-A, as shown in Figure 1-1, consists of the M7957 module only. Cabling assemblies for connection to terminals and modem channels are not supplied with the DZV11-A, but are available in the DZV11-B. The DZV11-B consists of an M7957 module, BC11U-25 cable assembly, and two accessory test connectors, H329 and H325. This configuration is shown in Figure 1-3.




Figure 1-3 DZV11-B (M7957 Module, H325 and H329 Connectors and Cable Assembly BC11U-25)

#### **1.2.2 BC11U Interface Cable**

The interfacing cable for terminal and modem connections to the DZV11-B is provided by the BC11U cable assembly (see Figure 1-3). It consists of four separate cables, 762 cm (25 feet) in length, each terminated by a separate EIA type connector housing and a common Berg housing. Each cable within the assembly provides nine input/output leads. The EIA connector pinning conforms to EIA standard RS232C and CCITT\* recommendation V.24. The leads supported by the DZV11-B are:

| Circuit AA (CCITT 101)   | Pin 1  |
|--------------------------|--------|
| Circuit AB (CCITT 102)   | Pin 7  |
| Circuit BA (CCITT 103)   | Pin 2  |
| Circuit BB (CCITT 104)   | Pin 3  |
| Circuit CD (CCITT 108.2) | Pin 20 |
| Circuit CE (CCITT 125)   | Pin 22 |
| Circuit CF (CCITT 109)   | Pin 8  |

Protective Ground Signal Ground Transmitted Data Received Data Data Terminal Ready Ring Indicator Carrier

NOTE Signal ground and protective ground are connected together.

<sup>\*</sup>CCITT – the Consultive Committee International Telegraph and Telephone is an advisory committee established under the United Nations to recommend worldwide standards.

#### **1.2.3 Test Connectors**

Figure 1-4 shows the two accessory test connectors, H329 and H325, that are provided with each DZV11-B. The H325 plugs into an EIA connector on the BC11U to loopback data and modem signals onto a single line. The H329 plugs into the M7957 module socket housing and provides staggered loopback of the data and modem lines. The loopback connections are shown in Figure 1-5.

#### **1.3 SPECIFICATIONS**

Environmental, electrical, and performance specifications for the DZV11 are discussed in the following paragraphs.

#### 1.3.1 Environmental

The DZV11 operates in an environment from 5° to 50° C (41° to 122° F) and in a relative humidity of 10% to 95%.

#### 1.3.2 Electrical

| Power Consumption  | 1.15 A @ +5 Vdc  |
|--|------------------|
| The second s | 0.39 A @ +12 Vdc |

For each line the DZV11 provides a voltage level interface whose levels and connections conform to EIA standard RS232C and CCITT recommendation V.24. The leads supported by the DZV11 are listed in topic 1.2.2. Each DZV11 meets the LSI-11 QBUS Interface specification and represents one unit load as an interface.

#### 1.3.3 Performance

The following paragraphs describe the DZV11 performance capabilities and restrictions.

**1.3.3.1 Maximum Configurations** – The DZV11 multiplexer is assigned a device address in the floating address space. The floating address space starts at 760010 and extends to 764000. A maximum configuration of DZV11s would not be limited by floating address space, but would be limited by the rules governing an intermediate size system configuration. Therefore, a maximum of seven DZV11 multiplexers may reside in a nine by four backplane.


**1.3.3.2** Throughput – Each DZV11 is capable of a throughput rate of 10,970 characters per second. This rate is calculated as follows:

(Bits/Second  $\times$  No. Lines  $\times$  Direction) divided by Bits/Character. (9600  $\times$  4  $\times$  2) 1/7 equals 10,970 Characters/Second.

For a character service routine of 100  $\mu$ s or less, the device throughput rate can be sustained.

**1.3.3.3 Receivers** – The receivers provide serial to parallel conversion of 5, 6, 7, 8 level code with one start space and at least one stop mark. The character length, number of stop bits, parity generation and operating speed are programmable parameters for each line. A receiver and transmitter of a corresponding line share the same operating speed with provisions for enabling/disabling of that receive line.

Each receiver is double-buffered and has an allowable input distortion of 43.75% on any bit. Also, the accumulated character distortion must not exceed 43.75%. Break detection is provided on each receiver.



H325






Figure 1-4 Test Connectors H325 and H329

#### H329 STAGGERED TURNAROUND




NOTE: LINES 2&3 ARE STAGGERED IN THE SAME WAY.





MA-0551



**1.3.3.4** Transmitters – The transmitters provide parallel to serial conversion of 5, 6, 7, 8 level code with or without parity. The parity sense when selected can be either odd or even. The stop code can be either 1 or 2 units except when 5 level code is selected. When 5 level code is selected, the stop code can be set to 1 or 1.5 units. The character length, number of stop units, parity generation and sense, and operating speed are programmable parameters for each line. The operating speed for the transmitter is common with the receiver. Breaks are capable of being transmitted on any line. The gross start-stop distortion for a transmitter's TTL output will be less than 2.5% for an 8-bit character.

**1.3.3.5** Baud Rate Generator – The baud rate generator is a MOS/LSI device which provides the DZV11 multiplexer with full programmable capability for operating speed selection. Each line has an independent generator capable of producing 1 of 15 selectable baud rates. Speed tolerance for all rates is less than 0.3% with a clock duty of  $50\% \pm 5\%$ . (See below for rates.)

**1.3.3.6** Performance Summary – The following summarizes the programmable features offered for each line:

| Character length    | 5, 6, 7, or 8 level code  |
|---------------------|---|
| Number of stop bits | 1 or 2 for 6, 7, 8 level code<br>1 or 1.5 for 5 level code                            |
| Parity              | odd, even or none   |
| Baud rates          | 50, 75, 110, 134.5, 150, 300, 600, 1200, 1800, 2000, 2400, 3600, 4800, 7200, and 9600 |
| Breaks              | Can be generated and detected on each line.   |

#### 1.3.4 Interrupts

The following interrupts are available on DZV11.

#### **Receiver Done Interrupt**

Occurs every time a character appears at the output of the receiver buffer register and the Silo Alarm is disabled. Can be enabled or disabled from the bus.

#### Silo Alarm Interrupt

Occurs after 16 entries have been made into the receive buffer register by the scanner. This interrupt disables Receiver Done Interrupt and is rearmed when the receive buffer register has been read.

#### **Transmit Interrupt**

Occurs every time the scanner finds a UART buffer empty condition, and the transmitter control register bit is set for that line. Can be enabled or disabled from the bus.

en filmen en elemente de la companya en la companya en la companya de la companya de la companya de la company Elemente

化自己增加 化乙基乙基乙基乙基乙基

a postar e de la secono de la seguera da secono de cara en cara e deservar a contrata de la cala da entre en ca A secono de la secono

and the second second second second

e de la secone de la La secone de la secon

# CHAPTER 2 INSTALLATION

#### 2.1 SCOPE

This chapter contains the procedures for the unpacking, installation, and initial checkout of the DZV11 Asynchronous Multiplexer.

#### 2.2 UNPACKING AND INSPECTION

The DZV11 is packaged in accordance with commercial packaging practices. First, remove all packing material and check the equipment against the shipping list. (Table 2-1 contains a list of supplied items per configuration.) Report damage or shortages to the shipper immediately and notify the DIGITAL representative. Inspect all parts and carefully inspect the module for cracks, loose components, and separations in the etched paths.

#### 2.3 INSTALLATION PROCEDURE

The following paragraphs describe the installation of the DZV11 option in an LSI-11 system.

#### 2.3.1 Jumper Configuration

There are 16 machine-insertable jumpers on the M7957 module. (See drawing D-UA-M7957-0-0 for jumper locations.)

**2.3.1.1** Device Operation – Jumpers W10 and W11 must be installed only when the module is used on an H9270 backplane, or one that applies QBUS signals to the C and D sections of the module.

| Quantity | Description                | Α | B |  |
|----------|----------------------------|---|---|--|
| 1        | M7957 module               | X | x |  |
| 1 200    | BC11U-25 cable assembly    |   | X |  |
| 1        | H329 test connector        |   | X |  |
| 1        | H325 test connector        |   | X |  |
| 1        | Print set (B-TC-DZV11-0-1) | X | X |  |
|          | DZV11-A and -B             |   |   |  |
|          | order number MP00462       |   |   |  |
| 1        | Software kit ZJ251-RB      | X | X |  |
| 1        | DZV11 User's Guide         | x | X |  |
| -        | (EK-DZV11-UG)              |   |   |  |

| Table 2-1 | Items | Supplied | per C | Configuration |
|-----------|-------|----------|-------|---------------|
|-----------|-------|----------|-------|---------------|

**2.3.1.2** Modem Control Jumpers – There are eight jumpers which are used for additional modem control support. The jumpers labeled W1 through W4 connect Data Terminal Ready to Request to Send. This allows the DZV11 to assert both DTR and RTS if using a modem which requires control of RTS. The remaining four jumpers, W5 through W8, provide connection of the Forced Busy function to the Request to Send lead. Assertion of RTS places an ON or BUSY condition to the modems that implement this function. This jumper should normally be cut out unless the modem has the Forced Busy feature and the system software is implemented to control it. These jumpers must be installed for diagnostic testing of the DZV11-B option. (See Table 2-2, Jumper Configuration.)

| Jumper     | Connection | Line |
|------------|------------|------|
| Jumper     | Connection | Line |
| <b>W</b> 1 | DTR to RTS | 03   |
| W2         | DTR to RTS | 02   |
| W3         | DTR to RTS | 01   |
| W4         | DTR to RTS | 00   |
| W5         | RTS to FB  | 03   |
| W6         | RTS to FB  | 02   |
| W7         | RTS to FB  | 01   |
| W8         | RTS to FB  | 00   |
|            |            |      |

Table 2-2 Jumper Configuration

#### 2.3.2 Module Installation

To install the M7957 module, perform the following:

1. Refer to Paragraph 4.2 for descriptions of the address assignments. Set the switches at E30 so that the module will respond to its assigned address. When a switch is closed (ON), a binary 1 is decoded. When a switch is open (OFF), a binary 0 is decoded. Note that the switch labeled 1 corresponds to address bit 12, 2 corresponds to address bit 11, etc. (See Figure 2-1 and Table 2-3.)




Figure 2-1 M7957 Address Selection

| E30<br>Switch<br>Address | 1<br>A12 | 2<br>A11  | 3<br>A 10 | 4<br>A9 | 5<br>A8  | 6<br>A7 | 7<br>A6 | 8<br>A5 | 9<br>A4 | 10<br>A3 |
|--------------------------|----------|-----------|-----------|---------|----------|---------|---------|---------|---------|----------|
| 160000                   | -        | _         | -         |         | -        | -       | -       | _       | _       | _        |
| 160010                   | _        | -         | -         | _ ,     | -        | -       | -       | - '     | -       |          |
| 160020                   | _        | -         |           |         | _        |         | -       | -       | X       |          |
| 160030                   | -        |           | -         | -       | -        | -       | -       | - 1     | X       | X        |
| 160040                   | _        |           |           | -       | -        | -       | -       | X       | -       | -        |
| 160050                   | _        | _         |           |         | -        | -       | -       | X       | -       | X        |
| 160060                   | -        | _         | _         |         | _        | -       | -       | X       | X       | -        |
| 160070                   | -        | -         | -         | _       | _        | _       | -       | X       | X       |          |
| 160100                   |          | _         | -         | -       | <u> </u> | -       | X       | -       | -       | -        |
| •                        |          |           |           |         |          |         |         |         |         |          |
|                          |          |           |           |         |          |         |         |         |         |          |
| •                        |          | 5         |           |         |          |         |         |         |         |          |
|                          |          |           | v         | v       | v        | N.      | v       | v       | v       |          |
| 163760                   | -        | -         | X         | X       | X        | X       | X       | X       | X       |          |
| 163770                   | -        | -         | x         | Х       | x        | x       | x       | X       | X       | X        |
| NOTE:                    | X = 0    | ON<br>OFF |           |         | L        |         |         |         |         | I        |

Table 2-3 Address Switch Selection

2. Vector selection is accomplished by the 8-position switch at E2. Switch positions 7 and 8 are not used. Switch position 6 corresponds to vector bit 3, 5 corresponds to vector bit 4, etc. When a switch is closed (ON), a binary 1 is decoded. When a switch is open (OFF), a binary 0 is decoded. (See Figure 2-2 and Table 2-4.)




Figure 2-2 M7957 Vector Selection

| E2<br>Switch<br>Vector | 1<br>V08 | 2<br>V07 | 3<br>V06 | 4<br>V05 | 5<br>V04 | 6<br>V03 |
|------------------------|----------|----------|----------|----------|----------|----------|
| 300                    | _        | x        | x        | _        | _        | _        |
| 310                    | -        | X        | X        | -        | -        | x        |
| 320                    | -        | X        | X        | -        | X        | _        |
| 330                    | -        | X        | X        | -        |          | X        |
| 340                    | -        | x        | X        | x        | -        | -        |
| 350                    |          | X        | X        | x        | _        | X        |
| 360                    | -        | X<br>X   | X        | X        | X        | _        |
| 370                    | -        | X        | X        | X        | X        | X        |
| 400                    | X        | -        | -        | -        | _        | -        |
| •                      |          |          |          |          |          |          |
| •                      |          |          |          |          |          |          |
| 760                    | x        | x        | x        | x        | x        |          |
| 770                    | x x      | X        | x        | x        | x        | x        |



 $\begin{array}{rcl}
\text{DTE:} & X = ON \\
& - = OFF
\end{array}$ 

- 3. If the module is part of the DZV11-A option, perform step 3. If it is a part of the DZV11-B option, proceed to step 4 for testing.
  - a. Insert the module in a quad QBUS slot of the backplane.

#### CAUTION

#### Insert and remove modules slowly and carefully to avoid snagging module components on the card guides and changing switch settings inadvertently.

- b. Run the DZV11 diagnostics, MAINDECs DVDZA and DVDZB, in internal mode to verify operation. Refer to the listing for assistance. Run at least three passes without error.
- c. Proceed to step 8.
- 4. Insert the H329 test connector in J1 with the letter side facing up. J1 is the cable connector at the top of the M7957 module.
- 5. Insert the module in a quad QBUS slot of the backplane.

#### CAUTION

Insert and remove modules slowly and carefully to avoid snagging module components on the card guides and changing switch settings inadvertently.

Run the DZV11 diagnostics, MAINDECs DVDZA and DVDZB, in the staggered mode to verify module operation. Refer to the diagnostic listing for the correct procedure. Run at least three passes without error.

- 6. Replace the H329 test connector with the Berg end of the BC11U cable assembly. Observe the "This Side Up" wording on the assembly. Refer to D-UA-DZV11-0-0 for installation help.
- 7. Connect the H325 test connector on the first line and run MAINDEC DVDZC. Select the cable test portion of the diagnostic. Three passes are required without error. Repeat this step for each line.
- 8. Run DEC/X11 systems exerciser to verify the absence of QBUS interference with other system devices.
- 9. The DZV11 is now ready for connection to external equipment. If the connection is to a local terminal through the DZV11-B option, a null modem cable assembly must be used. Use the BC03M or BC03P null modem cables for connection between the BC11U and the terminal. The H312-A null modem unit may also be used in place of the null modem cables. If connection is to a Bell 103 or equivalent modem, install the appropriate line of the BC11U connector into the connector on the modem. A BC05D cable may be required between the BC11U and the modem. Refer to Paragraph 2.3.1.2, Modem Control Jumpers, for selection of jumpers for modem options such as RTS and Forced Busy. All of the cables mentioned, excluding the BC11U, must be ordered separately as they are not components of a standard DZV11 shipment. When possible, run the diagnostic DVDZC in echo test mode to verify the cable connections and the terminal equipment.

· 출정 영영 수도 한 동안에는 가지 않는 가지 한 영웅 정말 것이다. 가지 않는 것이다. 가지 가지 않는 것이다. 가지도 한 동안 하는 것은 가지 가지 않는 것이다. 것이 나라지 않는 것이 가지 않는 것이다. 가지 가지 않는 것을 같이 같이 같이 같이 하는 것이다. 사람이 같이 같이 같이 같이 같이 있는 것이 같 한 일을

स्तर प्रसार के स्वर्म्भी समय कर जाता के स्वर्भीय के जाता के स्वर्णी जाता के स्वर्ण के लेकर के स्वर्ण के स्वर्ण स्वर्म के जिल्लाक के सिंह स्वर्ण असम जीवें स्वर्ण स्वर्ण स्वर्ण के स्वर्ण के स्वर्ण के स्वर्ण के सिंह स्वर्ण स् विवेध स्वर्ण

· 환아· 문환는 한 프로그램은 '오랫데 바이가 이 관객은 ''에 가지도' ' 한 같이 가지도' 이 같이 있는 것이 있는 것이 같이 있다. - 1995년 1997년 - 1997년

# CHAPTER 3 DEVICE REGISTERS

#### 3.1 SCOPE

This chapter provides a description of each DZV11 register, its format, and bit functions.

#### **3.2 DEVICE REGISTERS**

The DZV11 contains six addressable registers. A comprehensive pictorial of these registers' bit assignments is shown in Figure 3-1. Table 3-1 lists the registers and associated DZV11 addresses.

#### Table 3-1 DZV11 Register Address Assignments

| Register                     | Mnemonic | Address | Program<br>Capability |
|------------------------------|----------|---------|-----------------------|
| Control and Status Register  | CSR      | 76XXX0  | Read/Write            |
| Receiver Buffer              | RBUF     | 76XXX2  | Read Only             |
| Line Parameter Register      | LPR      | 76XXX2  | Write Only            |
| Transmitter Control Register | TCR      | 76XXX4  | Read/Write            |
| Modem Status Register        | MSR      | 76XXX6  | Read Only             |
| Transmit Data Register       | TDR      | 76XXX6  | Write Only            |

XXX = Selected in accordance with floating device address scheme.


#### 3.2.1 Control and Status Register

The control and status register (CSR) is a byte and word addressable register. All bits in the CSR are cleared by an occurrence of BINIT or by setting device Master Clear (CSR 04). The format is shown in Figure 3-1 and the bit assignments are listed in Table 3-2.

#### 3.2.2 Receiver Buffer

×

The Receiver Buffer (RBUF) is a 16-bit read only register which contains the received character at the output of the FI/FO buffer. A read of the register causes the character entry to be extracted from the buffer and all other entries to bubble down to the lowest unoccupied location. Only the Valid Data bit (RBUF 15) is cleared by BINIT or by setting device Master Clear (CSR 04). Bits 00-14 are not affected. The bit assignments for the RBUF register are listed in Table 3-3.



|     | _                            | MSB<br>15           | 14                | 13                      | 12                 | 11                       | 10                       | 09                    | BYTI<br>HIGH<br>08       |                  | 06                | 05                 | 04                                      | 03                               | 02                       | 01                       | LSB<br>00                |
|-----|------------------------------|---------------------|-------------------|-------------------------|--------------------|--------------------------|--------------------------|-----------------------|--------------------------|------------------|-------------------|--------------------|---|----------------------------------|--------------------------|--------------------------|--------------------------|
| DR0 | CONTROL<br>& STATUS<br>(CSR) | <u>RO</u><br>TRDY   | RW                | <u>RO</u><br>SA         | _ <u>RW</u><br>SAE | USED T                   | USED.                    | RO<br>TLINE<br>B      | RO<br>TLINE<br>A         | RO               | RW<br>RIE         | RW                 | <u>RW</u><br>CLR                        | _ <u>RW</u>                      | 101<br>1250              | USED                     | LON CHI                  |
| DR2 | RECEIVER<br>BUFFER<br>(RBUF) | RO<br>DATA<br>VALID | RO<br>OVRN<br>ERR | RO<br>FRAM<br>ERR       | RO<br>PAR<br>ERR   | 101 VOY                  | USED .                   | RO<br>RX<br>LINE<br>B | RO<br>RX<br>LINE<br>A    | RO<br>RBUF<br>D7 | RO<br>RBUF<br>D6  | RO<br>RBUF<br>D5   | RO<br>RBUF<br>D4                        | RO<br>RBUF<br>D3                 | RO<br>RBUF<br>D2         | RO<br>RBUF<br>D1         | RO<br>RBUF<br>D0         |
|     | LINE<br>PARAMETER<br>(LPR)   | NOT OF              | USED              | - 104<br>- 104<br>- 104 | WO<br>RX<br>ENAB   | WO<br>SPEED<br>CODE<br>D | WO<br>SPEED<br>CODE<br>C |                       | WO<br>SPEED<br>CODE<br>A | WO<br>ODD<br>PAR | WO<br>PAR<br>ENAB | WO<br>STOP<br>CODE | WO<br>CHAR<br>LGTH<br>B                 | WO<br>CHAR<br>LGTH<br>A          | USED!                    | WO<br>LINE<br>B          | WO<br>LINE<br>A          |
| DR4 | TRANSMIT<br>CONTROL<br>(TCR) | USED                | USED              | 1.2 KOV                 | 100357<br>100357   | RW<br>DTR<br>3           | RW<br>DTR<br>2           | <u>RW</u><br>DTR<br>1 | <u>RW</u><br>DTR<br>0    | USED             | USED              | USED               | 102 102 100 100 100 100 100 100 100 100 | _ <u>RW</u><br>LINE<br>ENAB<br>3 | _RW<br>LINE<br>ENAB<br>2 | _RW<br>LINE<br>ENAB<br>1 | _RW<br>LINE<br>ENAB<br>0 |
|     | MODEM<br>STATUS<br>(MSR)     | rot vot             | USED T            | -10<br>0350<br>0350     |                    | RO<br>CO<br>3            | RO<br>CO<br>2            | RO<br><br>CO<br>1     | RO<br>CO<br>0            | USED             | USED              | USED.              | 101<br>102<br>0350                      | RO<br>RI 3                       | RO<br>RI 2               | RO<br>RI 1               | RO<br>RI 0               |
|     | TRANSMIT<br>DATA<br>(TDR)    | Log Stor            | USED I            | 101<br>101<br>10255     |                    | WO<br>BRK<br>3           | WO<br>BRK<br>2           | WO<br>BRK<br>1        | WO<br>BRK<br>0           | WO<br>TBUF<br>7  | WO<br>TBUF<br>6   | WO<br>TBUF<br>5    | WO<br>TBUF<br>4                         | WO<br>TBUF<br>3                  | WO<br>TBUF<br>2          | WO<br>TBUF<br>1          | WO<br>TBUF<br>0          |

MA-0552

# Figure 3-1 Register Bit Assignments



# Table 3-2 CSR Bit Assignments

\*

-

| Bit  | Title  | Function  |
|--|--|---|
| 00–02  | Not used   |   |
| 03   | Maintenance  | This bit, when set, loops all the transmitter's serial output lead<br>to the corresponding receiver's serial input leads on a TTI<br>basis. While operating in maintenance mode, the EIA received<br>data leads are disabled. Normal operating mode is assume<br>when this bit is cleared. This bit is read/write.  |
| 04   | Master Clear   | When written to a 1, generates "Initialize" within the DZV11.<br>read back of the CSR with this bit set, indicates initialize i<br>progress within the device. This bit is self-clearing. All registers<br>silos, and UARTS are cleared with the following exceptions:  |
| a se de la se<br>a se de la se<br>la seddin de |  | <ol> <li>Only bit 15 of the receiver buffer register (VALII<br/>DATA); the remaining bits 00-14 are not.</li> </ol>   |
| e<br>Bulgar davere                             | n ar seinger an seine sein<br>Seine seine sein | 2. The high byte of the transmitter control register is no cleared by Master Clear.   |
|  |  | 3. The modem status register is not cleared by Master Clear.  |
| 05   | Master Scan<br>Enable  | This read/write bit must be set to permit the receiver and transmitter control sections to begin scanning. When cleared, Transmitter Ready (CSR 15) will be inhibited from setting and the received character buffers (silos) will be cleared.  |
| 06   | Receiver<br>Interrupt<br>Enable  | This bit, when set, permits the setting of CSR 07 or CSR 13 t<br>generate a receiver interrupt request. This bit is read/ write.  |
| 07   | Receiver Done  | This is a read only bit that will set when a character appears a<br>the output of the FI/FO buffer. To operate in interrupt po  |
|  |  | character mode, CSR 06 must be set and CSR 12 must be<br>cleared. With CSR 06 and CSR 12 cleared, character flag mod<br>would be indicated. Receiver Done will clear when the receive<br>buffer register (RBUF) is read or when Master Scan Enabl<br>(CSR 05) is cleared. If the FI/FO buffer contains an additional<br>character, the Receiver Done flag will stay cleared a minimum |
| 08–09  | Transmitter Line<br>Number   | of 1 $\mu$ s before presenting that character.<br>These read only bits indicate the line number whose transm<br>buffer requires servicing. These bits are valid only when Tran-<br>mitter Ready (CSR 15) is set and will be cleared when Master<br>Scan Enable is cleared. Bit 08 is the least significant bit.   |
| 10-11  | Not used   |   |

| Bit   | Title  | Function  |
|---|--|---|
| 12<br>12<br>3 3 5 14 14 14 15<br>3 11 17 14 15 14<br>3 15 17 14 15 14 15<br>3 15 17 14 15 14 15   | Silo Enable<br>Alarm   | This is a read/write bit, when set, enables the silo alarm counter<br>to keep count of the number of characters stored in the FI/FO<br>buffer. The counter will be cleared when the Silo Alarm Enable<br>bit is cleared. Conditioning of this bit must occur prior to any<br>character reception.   |
| 13<br>A () () () ()<br>() () () () ()<br>() () () () () () ()<br>() () () () () () () ()<br>() () () () () () () ()<br>() () () () () () () () () () ()<br>() () () () () () () () () () () () () ( | Silo Alarm   | This is a read only bit set by the hardware after 16 characters<br>have been entered into the FI/FO buffer. Silo Alarm will be<br>held cleared when Silo Alarm Enable (CSR 12) is cleared. This<br>bit will be reset by a read to the receiver buffer register and will<br>not set until 16 additional characters are entered into the buffer.<br>If Receiver Interrupt Enable (CSR 06) is set, the occurrence of<br>Silo Alarm will generate a receiver interrupt request. Reception<br>with CSR 06 cleared, permits flag mode operation of the Silo<br>Alarm bit. |
| 14  | Transmitter<br>Interrupt<br>Enable   | This bit must be set for Transmitter Ready to generate an inter-<br>rupt. It is read/write.   |
|   | Transmitter<br>Ready   | This bit is read only and is set by the hardware. This bit will set<br>when the transmitter clock stops on a line whose transmit buffer<br>may be loaded with another character and whose associated<br>TCR bit is set. The Transmitter Line Number, specified in CSR<br>08 and CSR 09, is only valid when Transmitter Ready is set.<br>Transmitter Ready will be cleared by any of the following<br>conditions:  |
|   | en en el terre del catalogat   | <ol> <li>Master Scan Enable cleared.</li> <li>When the associated TCR bit is cleared for the line</li> </ol>  |
| te - Alaksener<br>Berger - Bergares<br>Betger - Bergares<br>Betger - Berger<br>Betger - Berger  | n se na heiri a aire<br>2 de se annaise ann a sh<br>1 Sté 2 de se na de se st<br>1 Sté 2 de se na st<br>1 Sté 2 de se st<br>1 Sté 2 de se st | <ul><li>number pointed to in CSR 08 and CSR 09.</li><li>3. At the conclusion of the load instruction of the transmit data register (low byte only).</li></ul>   |
| an si<br>an si<br>bakir va<br>vunsuari  |  | If additional transmit lines require service, Transmitter Ready<br>will reappear within 1.4 $\mu$ s from the completion of the transmit<br>data register load instruction. The occurrence of Transmitter<br>Ready with Transmitter Interrupt Enable set, will generate a<br>transmitter interrupt request.  |

Table 3-2 CSR Bit Assignments (Cont)

| Bit   | Title                                | Function   |
|-------|--------------------------------------|--|
| 00–07 | Received<br>Character                | These bits contain the received character, right justified. The least significant bit is bit 00. Unused bits are 0. The parity bit is not shown.   |
| 08–09 | Received<br>Character<br>Line Number | These bits contain the line number upon which the aforemen-<br>tioned character was received. Bit 08 is the least significant bit.   |
| 10-11 | Not used                             |  |
| 12    | Parity Error                         | This bit is set if the sense of the parity of the received character does not agree with that designated for that line.  |
| 13    | Framing Error                        | This bit is set if the received character did not have a stop bit<br>present at the proper time. This bit is usually interpreted as in-<br>dicating the reception of a break.  |
| 14    | Overrun Error                        | This bit is set if the received character was preceded by a charac-<br>ter that was lost due to the inability of the receiver scanner to<br>service the UART receiver holding buffer on that line.   |
| 15    | Valid Data                           | This bit, when set, indicates that the data presented in bits 00–14 is valid. This bit permits the use of a character handling program that takes characters from the FI/FO buffer until there are no more available. This is done by reading this register and checking bit 15 until the program obtains a word for which bit 15 is zero. |

#### Table 3-3 RBUF Bit Assignments

#### 3.2.3 Line Parameter Register

The line parameter register (LPR) controls the operating parameters associated with each line in the DZV11. The LPR is a word addressable, write only register. The line parameters for all lines must be reloaded following an occurrence of either BINIT or device Master Clear. Table 3-4 lists bit assignments.

#### 3.2.4 Transmitter Control Register

The transmitter control register (TCR) is a byte and word addressable register. The low byte of the TCR register contains the transmitter control bits which must be set to initiate transmission on a line. Each TCR bit position corresponds to a line number. For example, TCR bit 00 corresponds to line 00, bit 01 to line 01, etc. Setting of a TCR bit causes the transmitter scanner clock to stop if the UART for this line has a transmit buffer empty condition. An interrupt will then be generated if Transmitter Interrupt Enable is set. The scanner clock will restart when either the transmit data register is loaded with a character or the TCR bit is cleared for the line on which the clock has stopped. TCR bits must only be cleared when the scanner is not running, (i.e., Transmitter Ready is set or Master Scan Enable is cleared.)

The TCR bits are represented in bits 00–03. These bits are read/write and are cleared by BINIT or device Master Clear. Bits 04–07 are unused and read as zero.

The high byte of the TCR register contains the writable modem control lead, data terminal ready (DTR). Bit designations are as follows:

| Bit   | Name                 |
|-------|----------------------|
| 08    | DTR Line 00          |
| 09    | DTR Line 01          |
| 10    | DTR Line 02          |
| 11    | DTR Line 03          |
| 12-15 | Unused; read as zero |

Assertion of a DTR bit puts an ON condition on the appropriate modem circuit for that line. DTR bits are read/write and are cleared only by BINIT. Jumpers have been provided to allow the Request to Send circuits to be asserted with Data Terminal Ready assertions.

| Bit   | Title                    | Function   |  |  |  |  |
|-------|--------------------------|--|--|--|--|--|
| 00–01 | Parameter Line<br>Number | These bits specify the line number for which the parameter in-<br>formation (bits 3-12) is to apply. Bit 00 is the least significant<br>bit.   |  |  |  |  |
| 02    | Not used                 | Must always be written as a zero when specifying the parameter<br>line number. Writing this bit as a one will extend the parameter<br>line number field into nonexistent lines. Parameters for lines<br>00-03 will not be affected.  |  |  |  |  |
| 03-04 | Character<br>Length      | These bits are set to receive and transmit characters of the length (excluding parity) as shown below.   |  |  |  |  |
|       |                          | 04         03           0         0         5 bit           0         1         6 bit           1         0         7 bit           1         1         8 bit  |  |  |  |  |
| 05    | Stop Code                | This bit sets the stop code length $(0 = 1 \text{ unit stop}, 1 = 2 \text{ unit stop or } 1.5 \text{ unit stop if a 5-level code is employed}).$   |  |  |  |  |
| 06    | Parity Enable            | If this bit is set, characters transmitted on the line have an appropriate parity bit affixed, and characters received on the line have their parity checked.  |  |  |  |  |
| 07    | Odd Parity               | If this bit is set and bit 06 is set, characters of odd parity are<br>generated on the line and incoming characters are expected to<br>have odd parity. If this bit is not set, but bit 06 is set, characters<br>of even parity are generated on the line and incoming characters<br>are expected to have even parity. If bit 06 is not set, the setting<br>of this bit is immaterial. |  |  |  |  |

Table 3-4 LPR Bit Assignments

| Bit                                       | Title              | Func | tion   |          |           |   |  |  |  |
|---|--------------------|------|--|----------|-----------|---|--|--|--|
| 08-11                                     | Speed Code         |      | The state of these bits determine the operating speed for the transmitter and receiver of the selected line. |          |           |   |  |  |  |
|   |                    | 11   | 10   | 09       | 08        | Baud Rate   |  |  |  |
|   |                    | 0    | 0  | 0        | 0         | 50  |  |  |  |
|   |                    | Ŏ    | ŏ  | ŏ        | ĭ         | 75  |  |  |  |
| 1. S. |                    | Ŏ    | ŏ  | i i i    | Ō         | 110   |  |  |  |
|   |                    | 0    | ŏ  | 1        | ĭ         | 134.5   |  |  |  |
|   |                    | Ŏ    | 1  | 0        | 0         | 150   |  |  |  |
|   |                    | 0    | 1  | Õ        | 1         | 300   |  |  |  |
|   |                    | 0    | 1  | 1        | 0         | 600   |  |  |  |
|   |                    | Ŏ    | 1  | 1        | ĩ         | 1200  |  |  |  |
|   |                    | l ĭ  | ō  | Ô        | Ô         | 1800  |  |  |  |
|   |                    | l î  | ŏ  | ŏ        | Ĩ         | 2000  |  |  |  |
|   |                    | l î  | Õ  | 1        | 0<br>0    | 2400  |  |  |  |
|   |                    | l î  | ŏ  | 1        | ĩ         | 3600  |  |  |  |
|   |                    | l î  | 1  | Ô        | Ô         | 4800  |  |  |  |
|   |                    | li   | 1  | ŏ        | ĩ         | 7200  |  |  |  |
|   |                    | l î  | 1  | 1        | 0         | 9600  |  |  |  |
|   |                    | l î  | 1  | 1        | ĩ         | Invalid   |  |  |  |
|   |                    |      | 1  | 1        | 1         |   |  |  |  |
| 12  | Receiver<br>Enable | seml | ole chai   | acters f | rom the s | the UART receiver logic can as<br>berial input line. This bit will be<br>device Master Clear. |  |  |  |
| 13-15                                     | Not used           |      |  |          |           |   |  |  |  |

### Table 3-4 LPR Bit Assignments (Cont)

### 3.2.5 Modem Status Register

The modem status register (MSR) is a 16-bit read only register. A read to this register results in the status of the readable modem control leads, Ring and Carrier. The ON condition of a modem control lead is interpreted as a logical one. Bits 04–07 and 12–15 are unused and read as a zero. Remaining bit designations are as follows:

| Bit   | Name                  |
|-------|-----------------------|
| 00    | Ring Line 00          |
| 01    | Ring Line 01          |
| 02    | Ring Line 02          |
| 03    | Ring Line 03          |
| 04–07 | Unused; read as zero. |
| 08    | Carrier Line 00       |
| 09    | Carrier Line 01       |
| 10    | Carrier Line 02       |
| 11    | Carrier Line 03       |
| 12-15 | Unused; read as zero. |

3-7

#### 3.2.6 Transmit Data Register

The transmit data register (TDR) is a byte and word addressable, write only register. Characters for transmission are loaded into the low byte. TDR bit 00 is the least significant bit. Loading of a character should occur only when Transmitter Ready (CSR 15) is set. That character which is loaded into this register is directed to the line defined in CSR bits 08 and 09. The high byte of the TDR is designated as the break control register.

Each of the four multiplexer lines has a corresponding break bit for that line. TDR bit 08 represents the break bit for line 00, TDR bit 09 for line 01, etc. TDR bits 12–15 are unused. Setting a break bit will force that line's output to space. This condition will remain until cleared by the program. This register is cleared by BINIT or device Master Clear. The break control register can be utilized regardless of the state of the device Maintenance bit (CSR 03).

# CHAPTER 4 PROGRAMMING

#### 4.1 SCOPE

This chapter contains information for programming the DZV11 in the most efficient manner. To do so, the programming controls must be fully understood. The following paragraphs discuss the DZV11 from the programming point of view and describe recommended programming methods.

#### 4.2 DEVICE ADDRESS ASSIGNMENTS

The device address assigned to the DZV11 resides in the floating address space of the LSI-11. This address space ranges from  $160010_8$  to  $163776_8$ . Each DZV11 requires increments of  $10_8$  address locations and the first option should be configured with an address of  $160010_8$ . The initial configured address assumes that the system consists of only DZV11s in the floating address field. If the DUV11 option is also configured in the floating address field, assign the DZV11 an address which establishes a gap of  $10_8$  address locations between the last DUV11 and the first DZV11. For example: If the system consisted of one DUV11 located at  $160010_8$ , the DZV11 should be configured with an address of  $160030_8$ .

#### **4.3 INTERRUPT VECTOR ADDRESS ASSIGNMENTS**

The DZV11 device vector address is selected from the floating vector space. This space ranges from address  $300_8$  to address  $776_8$ . Each DZV11 requires increments of  $10_8$  address locations for its two contiguous interrupt vectors. If the DZV11 is the only option in the floating vector area, configure it for a vector of  $300_8$ . If there are options other than the DZV11 residing in the floating vector area, other configuration rules must be applied. When configuring the device vector, only the first vector address must be considered. The first vector, or base vector, must start on a zero boundary.

A zero boundary is one which has the three least significant bits equal to zero. The second vector is controlled by the first vector and data bit 02. Data bit 02 is generated by the M7957 hardware.

Any option ahead of DZV11 in the floating vector space which is not in the configuration should not occupy any vector space gap. For example, if only one DZV11 is in the system the vector for the DZV11 should be 300. The simplest case is as follows:

| Option | Address | Vector   | Comment                  |
|--------|---------|--|--------------------------|
| GAP    | 160010  | n in de la provincia de la composición de la composición de la composición de la composición de la composición<br>En composición de la c | No QBUS compatible DJ11  |
| GAP    | 160020  | -  | No QBUS compatible DH11  |
| GAP    | 160030  | -  | No QBUS compatible DQ11  |
| GAP    | 160040  | _  | No DUV11                 |
| GAP    | 160050  | e de la compañía de Brada.<br><del>E</del> cuertos   | No QBUS compatible DUP11 |
| GAP    | 160060  | e Martin Barton Barton<br>Internet internet inter  | No QBUS compatible LK11  |
| GAP    | 160070  | n an tha an tha tha an thair<br>Tha an thair  | No QBUS compatible DMC11 |
| DZV11  | 160100  | 300  |                          |
| GAP    | 160110  | -  | No more DZV11s           |
|        |         |  |                          |

Each DZV11 requires two interrupt vectors, one for the transmitter section and one for the receiver section. If simultaneous interrupt requests were generated from each section, the receiver section would have priority in placing its vector onto the LSI bus. A receiver interrupt to address XX0 will be generated from having either a Receiver Done (CSR 07) or Silo Alarm (CSR 13) occurrence. A transmitter interrupt to address XX4 will be generated by Transmitter Ready (CSR 15). Additional prerequisites for generating interrupts are that the individual interrupt enable bits (CSR 06 and CSR 14) be set. The recommended method of clearing interrupt enable bits is to first raise the processor status word to level four, next clear these interrupt enable bits and then lower the processor status word to zero. Using this method prevents false interrupts from being generated.

#### 4.4 **PROGRAMMING FEATURES**

The DZV11 has several programming features that allow control of baud rate, character length, stop bits, parity, and interrupts. This section discusses the application of these controls to achieve the desired operating parameters.

#### 4.4.1 Baud Rate

Selection of the desired transmission and reception speed is controlled by the conditions of bits 08-11 of the LPR. Table 4-1 depicts the required bit configuration for each operating speed. The baud rate for each line is the same for both the transmitter and receiver. The receiver clock is turned on and off by setting and clearing bit 12 in the LPR for the selected line.

|           | Bits |    |            |    |  |
|-----------|------|----|------------|----|--|
| Baud Rate | 08   | 09 | 10         | 11 |  |
| 50        | 0    | 0  | 0          | 0  |  |
| 75        | 1    | 0  | 0          | 0  |  |
| 110       | 0    | 1  | 0          | 0  |  |
| 134.5     | 1    | 1  | 0          | 0  |  |
| 150       | 0    | 0  | 1          | 0  |  |
| 300       | 1    | 0  | - <b>1</b> | 0  |  |
| 600       | 0    | 1  | 1          | 0  |  |
| 1200      | 1    | 1  | 1          | 0  |  |
| 1800      | 0    | 0  | 0          | 1  |  |
| 2000      | 1    | 0  | 0          | 1  |  |
| 2400      | 0    | 1  | 0          | 1  |  |
| 3600      | 1    | 1  | 0          | 1  |  |
| 4800      | 0    | 0  | 1          | 1  |  |
| 7200      | 1    | 0  | 1          | 1  |  |
| 9600      | 0    | 1  | 1          | 1  |  |
| Not used  | 1    | 1  | 1          | 1  |  |

**Table 4-1 Baud Rate Selection Chart** 

#### 4.4.2 Character Length

The selection of one of the four available character lengths is controlled by bits 03 and 04 of the LPR. The bit conditions for bits 04 and 03, respectively, are as follows: 00 (5-level), 01 (6-level), 10 (7-level), and 11 (8-level). For character lengths of 5, 6, and 7, the high-order bits of the received character are forced to zero.

#### 4.4.3 Stop Bits

The length of the stop bits in a serial character string is determined by bit 05 of the LPR. If bit 05 is a zero, the stop length is one unit; bit 05 set to a one selects a 2-unit stop unless the 5-level character length (bits 03 and 04 at zero) is selected, in which case the stop bit length is 1.5 units.

#### 4.4.4 Parity

The parity option is selected by bit 06 of the LPR. Parity is enabled on transmission and reception by setting bit 06 to a one. Bit 07 of the LPR allows selection of even or odd parity, and bit 06 must be set for bit 07 to be significant. The parity bit is generated and checked by hardware and does not appear in the RBUF or TBUF. The parity error (bit 12, RBUF) flag is set when the received character has a parity error.

#### 4.4.5 Interrupts

The receiver interrupt enable (RIE) and silo alarm enable (SAE) bits in the CSR control the circumstances upon which the DZV11 receiver interrupts the LSI-11 processor.

If RIE and SAE are both clear, the DZV11 never interrupts the LSI-11 processor. In this case, the program must periodically check for the availability of data in the silo and empty the silo when data is present. If the program operates off a clock, it should check for characters in the silo at least as often as the time it takes for the silo to fill, allowing a safety factor to cover processor response delays and time to empty the silo. The RDONE bit in the CSR will set when a character is available in the silo. The program can periodically check this bit with a TSTB or BIT instruction. When RDONE is set, the program should empty the silo.

If RIE is set and SAE is clear, the DZV11 will interrupt the LSI-11 processor to the DZV11 receiver vector address when RDONE is set, indicating the presence of a character at the bottom of the silo. The interrupt service routine can obtain the character by performing a MOV instruction from the RBUF. If the program then dismisses the interrupt, the DZV11 will interrupt when another character is available (which may be immediately if additional characters were placed in the silo while the interrupt was being serviced.) Alternatively, the interrupt service routine may respond to the interrupt by emptying the silo before dismissing the interrupt.

If RIE and SAE are both set, the DZV11 will interrupt the LSI-11 processor to the DZV11 receiver vector when the silo alarm (SA) bit in the CSR is set. The SA bit will be set when 16 characters have been placed in the silo since the last time the program has accessed the RBUF. Accessing the RBUF will clear the SA bit and the associated counter. The program should follow the procedure described in Paragraph 4.4.6 to empty the silo completely in response to a silo alarm interrupt. This will ensure that any characters placed in the silo while it is being emptied are processed by the program.

#### NOTE

If the program processes only 16 entries in response to each silo alarm interrupt, characters coming in while interrupts are being processed will build up without being counted by the silo alarm circuit and the silo may eventually overflow without the alarm being issued. If the silo alarm interrupt is used, the program will not be interrupted if fewer than 16 characters are received. In order to respond to short messages during periods of moderate activity, the LSI-11 program should periodically empty the silo. The scanning period will depend on the required responsiveness to received characters. While the program is emptying the silo, it should ensure that DZV11 receiver interrupts are inhibited. This should be done by raising the LSI-11 processor priority. The silo alarm interrupt feature can significantly reduce the LSI-11 processor overhead required by the DZV11 receiver by eliminating the need to enter and exit an interrupt service routine each time a character is received.

The transmitter interrupt enable (TIE) bit controls transmitter interrupts to the LSI-11 processor. If enabled, the DZV11 will interrupt the LSI-11 processor at the DZV11 transmitter interrupt vector when the transmitter ready (TRDY) bit in the CSR is set, indicating that the DZV11 is ready to accept a character to be transmitted.

#### 4.4.6 Emptying the Silo

The program can empty the silo by repeatedly performing MOV instructions from the RBUF to temporary storage. Each MOV instruction will copy the bottom character in the silo so it will not be lost and will clear out the bottom of the silo, allowing the next character to move down for access by a subsequent MOV instruction. The program can determine when it has emptied the silo by testing the data valid bit in each word moved out of the RBUF. A zero value indicates that the silo has been emptied. The test can be performed conveniently by branching on the condition code following each MOV instruction. The TST or BIT instruction must not access the RBUF because these instructions will cause the next entry in the silo to move down without saving the current bottom character. Furthermore, following a MOV from the RBUF, the next character in the silo will not be available for at least one  $\mu$ s. Therefore, on fast CPUs, the program must use sufficient instructions or NOPs to ensure that successive MOVs from the RBUF are separated by a minimum of one  $\mu$ s. This will prevent a false indication of an empty silo.

#### 4.4.7 Transmitting a Character

The program controls the DZV11 transmitter through four registers on the QBUS: the control and status register (CSR), the line parameter register (LPR), the transmit control register (TCR), and the transmit data register (TDR).

Following DZV11 initialization, the program must use the LPR to specify the speed and character format for each line to be used and must set the master scan enable (MSE) bit in the CSR. The program should set the transmitter interrupt enable (TIE) bit in the CSR if it wants the DZV11 transmitter to operate on a program interrupt basis.

The TCR is used to enable and disable transmission on each line. One bit in this register is associated with each line. The program can set and clear bits by using MOV, MOVB, BIS, BISB, BIC, and BICB instructions. (If word instructions are used, the line enable bits and the DTR bits are simultaneously accessed.)

The DZV11 transmitter is controlled by a scanner which is constantly looking for an enabled line (line enable bit set) which has an empty UART transmitter buffer. When the scanner finds such a line, it loads the number of the line into the 2-bit transmit line number (TLINE) field of the CSR and sets the TRDY bit, interrupting the LSI-11 processor if the TIE bit is set. The program can clear the TRDY bit by moving a character for the indicated line into the TBUF or by clearing the line enable bit. Clearing the TRDY bit frees the scanner to resume its search for lines needing service.

To initiate transmission on an idle line, the program should set the TCR bit for that line and wait for the scanner to request service on the line, as indicated by the scanner loading the number of the line into TLINE and setting TRDY. The program should then load the character to be transmitted into the TBUF by using a MOVB instruction. If interrupts are to be used, a convenient way of starting up a line is to set the TCR bit in the main program and let the normal transmitter interrupt routine load the character into the TBUF.

#### NOTE

The scanner may find a different line needing service before it finds the line being started up. This will occur if other lines request service before the scanner can find the line being started. The program must always check the TLINE field of the CSR when responding to TRDY to ensure it loads characters for the correct line. Assuming the program services lines as requested by the scanner, the scanner will eventually find the line being started. If several lines require service, the scanner will request service in priority order as determined by line number. Line 3 has the highest priority and line 0 the lowest.

To continue transmission on a line, the program should load the next character to be transmitted into the TBUF each time the scanner requests service for the line as indicated by TLINE and TRDY.

To terminate transmission on a line, the program loads the last character normally and waits for the scanner to request an additional character for the line. The program clears the line enable bit at this time instead of loading the TBUF.

The normal rest condition of the transmitted data lead for any line is the one state. The break bits are used to apply a continuous zero signal to the line. One bit in the TDR is associated with each line. The line will remain in this condition as long as the bit remains set. The program should use a MOVB instruction to access the BRK bits. If the program continues to load characters for a line after setting the break bit, transmitter operation will appear normal to the program despite the fact that no characters can be transmitted while the line is in the continuous zero sending state. The program may use this facility for sending precisely timed zero signals by setting the break bit and using transmit ready interrupts as a timer.

It should be remembered that each line in the DZV11 is double buffered. The program must not set the BRK bit too soon or the two data characters preceding the break may not be transmitted. The program must also ensure that the line returns to the one state at the end of the zero sending period before transmitting any additional data characters. The following procedure will accomplish this. When the scanner requests service the first time after the program has loaded the last data character, the program should load an all-zero character. When the scanner requests service the second time, the program should set the BRK bit for the line. At the end of the zero sending period, the program should load an all-zero character to be transmitted. When the scanner requests service, indicating this character has begun transmission, the program should clear the BRK bit and load the next data character.

#### 4.4.8 Data Set Control

The program may sense the state of the carrier and ring indicator signals for each data set and may control the state of the data terminal ready signal to each data set. The program uses two registers to access the DZV11 data set control logic. There are no hardware interlocks between the data set control logic and the receiver and transmitter logic. Any required coordination should be done under program control.

The data terminal ready (DTR) bits in the TCR are read/write bits. Setting or clearing a bit in this register will turn the appropriate DTR signal on or off. The program may access this register with word or byte instructions. (If word instructions are used, the DTR and line enable bits will be simultaneously accessed.) The DTR bits are cleared by the INIT signal on the QBUS but is not cleared if the program clears the DZV11 by setting the CLR bit of the CSR.

The carrier (CO) and ring (RI) bits in the MSR are read-only bits. The program can determine the current state of the carrier signal for a line by examining the appropriate bit in the MSR. It can determine the current state of the ring signal by examining the appropriate bit of the ring register. The program can examine these registers separately by using MOVB or BITB instructions or can examine them as a single 16-bit register by using MOV or BIT instructions. The DZV11 data set control logic does not interrupt the LSI-11 processor when a carrier or ring signal changes state. The program should periodically sample these registers to determine the current status. Sampling at a high rate is not necessary.

#### DZV11 ASYNCHRONOUS MULTIPLEXER USER'S GUIDE EK-DZV11-UG-001

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications.

What is your general reaction to this manual? In your judgment is it complete, accurate, well organized, well written, etc.? Is it easy to use?

What features are most useful? \_\_\_\_\_

What faults or errors have you found in the manual?

Does this manual satisfy the need you think it was intended to satisfy?

Does it satisfy your needs? \_\_\_\_\_ Why? \_\_\_\_\_

□ Please send me the current copy of the *Technical Documentation Catalog*, which contains information on the remainder of DIGITAL's technical documentation.

| Name       | Street        |
|------------|---------------|
| Title      | City          |
| Company    | State/Country |
| Department | Zip           |

Additional copies of this document are available from:

Digital Equipment Corporation 444 Whitney Street Northboro, Ma 01532 Attention: Communications Services (NR2/M15) Customer Services Section

Fold Here

Do Not Tear - Fold Here and Staple

FIRST CLASS PERMIT NO. 33 MAYNARD, MASS.

2

#### **BUSINESS REPLY MAIL NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES**

Postage will be paid by:

Digital Equipment Corporation Technical Documentation Department Maynard, Massachusetts 01754