



DK8-EP
programmable
real time clock
engineering drawings

digital equipment corporation · maynard, massachusetts




NOTES:
 1. ITEM NO.1 AND NO.2 MUST ALWAYS BE FACING FRONT OF MACHINE AS SHOWN.



REV. A
 NUMBER DUA-DK8-EP-0
 SIZE CODE

REV	4
CHANGE NO	4
CHK	

FIRST USED ON OPTION/MODEL LAB8-E	UNLESS OTHERWISE SPECIFIED DIMENSIONS IN INCHES TOLERANCES DECIMALS FRACTIONS ANGLES ± .005 ± 1/64 ± 0°30' FINISH REMOVE BURRS AND BREAK SHARP EDGES	DATE 12-29-71 DATE 1-28-71 DATE 1-28-71 DATE 1-28-71 DATE 1-28-71	DATE 1-28-71 DATE 1-28-71 DATE 1-28-71 DATE 1-28-71	DATE 1-28-71 DATE 1-28-71 DATE 1-28-71 DATE 1-28-71	
MATERIAL		NEXT HIGHER ASSY		EQUIPMENT CORPORATION METHUEN, MASSACHUSETTS	
FINISH		D-UA-DK8-ES-0		TITLE PROGRAMMABLE R.T. CLOCK	
SCALE 1/1		DUA-DK8-EP-0		NUMBER DUA-DK8-EP-0	
SHEET 1 OF 1		REV. A		REV. A	



UNLESS OTHERWISE NOTED:
 CAPACITORS ARE .01UF 100V 20%
 DIODES ARE D66A
 IC'S ARE DEC 7400
 RESISTORS ARE 1/4W 5%

AA2,BA2,CA2 +5V
 AC2,AF1,AF2,AN1,AN2,AT1
 AT2,BC1,BC2,BF1,BF2,BN1
 BN2,BT1,BT2,CC1,CC2,CF1
 CF2,CN1,CN2,CT1,CT2,DC1
 DC2,DF1,DF2,DN1,DN2,DT1,DT2

QTY	REF DESIGNATION	DESCRIPTION	MANUFACTURER	REF. NO.
1	C1	CAP 470PF 100V 5%	1000024	39
1	E1	IC DEC 7475	1300271	38
1	E2	RES 100 1/4W 5%	300223	37
1	E3	RES 22K 1/4W 5%	301408	36
1	E4	RES 10K 1/4W 5%	300439	35
3	E5,E10,E15	RES 33K 1/4W 5%	300439	34
3	E6,E7,E8	RES 15K 1/4W 5%	1300371	33
7	E9,E11,E12,E13,E14,E17,E18	RES 470 1/4W 5%	1300316	32
1	E16	CAP 220PF 100V 5% DM	1000019	31
1	E19	CAP 100PF 100V 20% DM	1000019	30
3	E20,E21,E22	CAP 2.2UF 35V 20% DM	1000027	29
3	E23,E24,E25	CAP 220PF 100V 5% DM	1000021	27
1	E26	CAP 82PF 100V 5% DM	1000016	26
1	E27	CAP 47PF 100V 5% DM	1000016	25
3	D1,D2,D3	DIODE D66A	1100114	24
3	E28,E29,E30	IC DEC 7477	190035	23
1	E31	IC DEC 7478	190494	22
1	E32	IC DEC 7478	190494	21
4	E33,E34,E35,E36	IC DEC 7430	1904771	20
3	E37,E38,E39	IC DEC 7474	1904938	19
6	E40,E41,E42,E43,E44,E45	IC DEC 7481	1909705	18
2	E46,E47	IC DEC 7404	190426	17
2	E48,E49,E50	IC DEC 7474	190486	16
2	E51,E52	IC DEC 901	1904373	15
1	E53	IC DEC 7475	1904350	14
2	E54,E55	IC DEC 7402	190404	13
2	E56,E57	IC DEC 7440	190379	12
1	E58	IC DEC 7400	1905577	11
8	E59,E60,E61,E62,E63,E64,E65	IC DEC 7410	1905576	10
8	E66,E67,E68,E69,E70,E71,E72	IC DEC 7400	1905575	9
1	E73	IC DEC 7414	1905547	8
2	E74,E75	EMULET 654-11 STAMPSON	9004750	7
2	E76,E77	HANDLE-PIED SHIMMINGTON	100437-08	6
2	E78,E79	1940 CABLE CLAMP	1904701	5
2	E80,E81	CONDUCTIVE CONTACT	1904713	4
2	E82,E83	RESISTOR MOUNTING	1904713	3
2	E84,E85	RESISTOR MOUNTING	1904713	2
2	E86,E87	RESISTOR MOUNTING	1904713	1
2	E88,E89	RESISTOR MOUNTING	1904713	1

ITEM NO.	QTY	UNIT	PRICE	TOTAL
DEC 584	1	B		
DEC 7475	11	4		
DEC 7478	3	16		
DEC 7478	1	8		
DEC 7430	1	8		
DEC 7474	3	16		

ETCH BOARD REV F

DATE: 11/11/75

DESIGNER: J. J. [illegible]

CHECKED: [illegible]

APPROVED: [illegible]

REVISIONS:

NO.	DESCRIPTION	DATE
1	INITIAL DESIGN	11/11/75
2	REVISED FOR MANUFACTURE	11/11/75


EQUIPMENT IDENTIFICATION

REAL TIME CONTROL


D-MA-218-EP-9

15 MB60-1-1

1. This drawing is the property of the U.S. Government and is loaned to you for your information only. It and its contents are not to be distributed outside your organization.



REV.	DATE	BY	CHKD.	APP'D.	DESCRIPTION	QTY.	PART NO.	ITEM NO.
1					LAB - 8VE			
UNLESS OTHERWISE SPECIFIED		EQUIPMENT CORPORATION						
TOLERANCES		TITLE		DEAL TIME				
MATERIALS		DATE		CLEAR CONTROL				
DRAWING QUALITY		SCALE		D-UA-DK(B)-EP-0				
DIMENSIONS		SHEET		CSM860-01				
FIRST USED ON OPTION		SHEET		3 OF 3				



REV	DATE	DESCRIPTION	BY	CHKD
1				

PDP-8/E		EQUIPMENT CORPORATION	
SCHMITT TRIGGERS & INPUT LOGIC			
M518-0-1		REV. 3	

This drawing and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS		DATE 7 24/71	
ENGINEERING SPECIFICATION			
TITLE REAL TIME CLOCK, DK8-EP		REVISIONS	
REV	DESCRIPTION	CHG NO	DATE
A	ECO CHANGE	000013	1-6-72
		000015	2-7-72

ENG <i>C.W. Wall</i>	APP'D <i>D.M. O'Connell</i>	SIZE CODE A SP	NUMBER DK8-EP-1	REV A
----------------------	-----------------------------	-------------------	--------------------	----------

DEC FORM NO 14-1022
DWA 100

SHEET 1 OF 1

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE Real Time Clock, DK8-EP			
f) Ext start pulse			
g) Inhibit Clock pulses			
This register is under the control of 3 IOT's			
a) 6130: Zeroes to the clock enable register			
b) 6132: Ones to the clock enable register			
c) 6134: Clock enable register to the AC.			
2.5.2 Clock Buffer			
The clock buffer stores data being transferred from the AC to the clock counter or from the clock counter to the AC.			
2.5.3 Clock Counter			
The clock counter is a 12 bit binary up counter using MSI circuits with overflow which is sent off the board via the edge connector. The contents of the clock counter maybe transferred to the clock buffer or the clock counter maybe preset by the clock buffer. When overflow occurs, the clock buffer is automatically loaded into the clock counter when in certain modes.			
2.5.4 Programmable Time Base			
The program selectable time base provides pulses to the clock counter according to the rate set in the clock enable register. Rates range from 1 M Hz. to 100 Hz., in powers of ten, plus an external input. The clock pulses may be inhibited by setting bit 7 in the clock enable register.			
2.5.5 External Input Channels			
The three external input channels with Schmitt triggers may provide for three separate input events which can actuate the clock, cause an interrupt or skip pulse or cause the contents of the clock counter to be transferred to the clock buffer. These functions are controlled by the clock enable register.			

DEC FORM NO 14-1022
DWA 100

SHEET 3 OF 11

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE Real Time Clock, DK8-EP			
1. Overall Description			
The DK8-EP is an option, to the PDP-8/E computer, that may be used to measure or count intervals of time in a large variety of ways. Major features include: a 12 bit counter and overflow logic utilizing MSI circuits; a 12 bit clock buffer register; 5, program selectable, count rates plus provisions for an external clock source; crystal controlled clock for accuracy and stability and 3 external input circuits that feature variable threshold Schmitt triggers. The Schmitt Triggers are a feature only used with the DK8-ES option.			
2. General Specifications			
2.1 The basic system includes: the 12 bit counter plus overflow; 12 bit clock buffer register; the crystal controlled clock and frequency dividers; the I/O and control logic and the external sync logic.			
2.2 Option jumpers on the M518 module connect in the Schmitt triggers to the external sync logic.			
2.3 All control functions, IOT decoding and registers are contained on 1 8 1/2 inch Quad board numbered M860. The input logic and Schmitt triggers are contained on another Quad board, number M518. The modules are connected together with a top connector type H851 that connects the boards together on the top fingers of the boards.			
2.4 Operating Conditions are:			
Temperature: 30 F to 130 F			
Relative humidity: 10 to 90%, non-condensing			
Power Required: M518-430ma at +5 volts			
120ma at +15 volts			
120ma at -15 volts			
M860-900ma at +5 volts			
2.5 Logically the DK8-EP contains the following features:			
2.5.1 Clock Enable Register			
The clock enable register provides for:			
a) Clock rate selection			
b) Mode control			
c) Interrupt enable			
d) External event enable			
e) Overflow to Interrupt			

DEC FORM NO 14-1022
DWA 100

SHEET 2 OF 11

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE Real Time Clock, DK8-EP			
2.5.6 Crystal Clock			
The crystal clock is an extremely simple clock operating at 20 M Hz. and requires no adjustments. MSI circuit decade counters are used to divide the base clock frequency down to:			
a) 1 M Hz.			
b) 100 K Hz.			
c) 10 K Hz.			
d) 1 K Hz.			
e) .1 K Hz.			
2.5.7 Schmitt Triggers			
The Schmitt triggers on the M518 module are threshold detectors that can accept pulse or continuously varying analog inputs. Inputs to the Schmitt triggers may be cabled directly to the M518 or may be brought through the optional front panel, DK8-EP. TTL signals may be brought onto the M518 via the edge connector to actuate the input sync logic. The signal must transition to 0 volts from a nominal +3 volts for a minimum duration of 100 ns. The Schmitt triggers have the following characteristics:			
Nominal Input Voltage Range +5 Volts			
Input Type Differential			
Input Impedance 50K Ohms			
Minimum Input Pulse Width 2 u sec.			
Maximum Input Voltage +50 Volts			
Hysteresis 0.3 Volts			
Common Mode Rejection 35 db.			
Propagation Delay 600 ns.			
When connected to the Laboratory Peripheral Panel, DRB-EP:			
Input Threshold - Variable between +5 Volts			
Slope - + & -, Switch selectable			
Output Voltages - A) 0 to 5V (falling edge denotes firing of schmitt and resets on recrossing the threshold voltage for OUT 1, 2, and 3.			
B) Clock in and Overflow Out - 0 to 5 V			

DEC FORM NO 14-1022
DWA 100

SHEET 4 OF 11

ENGINEERING SPECIFICATION		CONTINUATION SHEET
TITLE Real Time Clock, DK8-EP		
2.5.8	Input Synchronizer Logic The major features of the input synchronizer are:	
2.5.8.1	Input Channels There are three input channels which are used to convert asynchronous external events into synchronized control and status signals for the clock control logic. The three inputs may be driven from the Schmitt triggers or directly with an external TTL signal.	
2.5.8.2	Input Enable Flip-Flop This flip-flop, if set to a one, enables the pulse from the sync logic to reach the control gating. It is set and cleared under program control.	
2.5.8.3	Input Flip-Flop The input flip-flop is set by an external signal from either the Schmitt triggers or external TTL signal. The input flip-flop provides synchronization between asynchronous external events and internal clock timing.	
2.5.8.4	Sync Flip-Flop The sync flip-flop is loaded with the input flip-flop on the next status to AC IOT and continues to remain set during succeeding status to AC IOT's. When the sync flip-flop is loaded, the input flip-flop is cleared.	
2.5.8.5	Enable Event Interrupt This flip-flop connects the sync flip-flop to the interrupt request line on the Omnibus. It is set and cleared via bit 8 in the clock enable register.	

DEC FORM NO 16-1022
ORA 10A

SIZE CODE A SP
NUMBER DK8-EP-1
REV A

SHEET 5 OF 11

ENGINEERING SPECIFICATION		CONTINUATION SHEET
TITLE Real Time Clock, DK8-EP		
Clock Enable Registers Function		
AC Bit β	Functions Enable clock overflow to set bit 0 of the status register.	
1 & 2	Mode Control $\beta\beta$ Counter runs at selected rate. Overflow occurs every 4096 counts. Overflow remains set until cleared by the IOT 6135.	
	$\beta 1$ Counter runs at selected rate. Overflow causes the clock buffer to be transferred to the clock counter which continues to run. Overflow remains set until cleared with IOT 6135.	
	1β Counter runs at selected rate. When an enabled event occurs, the clock counter is transferred to the clock buffer and the counter continues.	
	11 Counter runs at selected rate. When an enable event occurs, the clock counter is transferred to the clock buffer and the clock counter continues to run from β .	
3, 4 & 5	Count Rate $\beta\beta\beta$ Stop $\beta\beta 1$ External clock source $\beta 1\beta$ $\beta.1$ K Hz. $\beta 11$ 1 K Hz. $1\beta\beta$ 1β K Hz. $1\beta 1$ $1\beta\beta$ K Hz. 11β 1 M Hz. 111 Stop	
6	When set to 1, overflow causes an EXT start pulse.	
7	When set to a 1, the crystal clock circuit is inhibited from generating clock pulses that increment counter.	
8	Enabled events in channels 1, 2 or 3 or an enabled overflow (bit β) cause an interrupt request when bit 8 is set to a one.	

DEC FORM NO 16-1022
ORA 10A

SIZE CODE A SP
NUMBER DK8-EP-1
REV A

SHEET 7 OF 11

ENGINEERING SPECIFICATION		CONTINUATION SHEET
TITLE Real Time Clock, DK8-EP		
3.	Specification of Vendor Supplied Equipment See applicable Purchase Specifications for board components.	
4.	Programming	
4.1	The IOT instructions are:	
Mnemonic	Octal Code	Function
CLZE	6130	β 's to the Clock Enable register corresponding to those bits set to a 1 in the AC. The AC is not cleared.
CLSK	6131	Skip on clock interrupt. Interrupt conditions are: a) Overflow status set to a 1. b) Any of the 3 sync flip-flops set to a 1 in the status register.
CLOE	6132	Ones to the Clock Enable register corresponding to those bits set to a 1 in the AC. The AC is not cleared.
CLAB	6133	Contents of the AC are loaded into the clock then to the buffer and counter. The AC is not cleared.
CLEN	6134	Contents of the clock enable register are loaded into the AC. Previous contents of the AC are lost.

DEC FORM NO 16-1022
ORA 10A

SIZE CODE A SP
NUMBER DK8-EP-1
REV A

SHEET 6 OF 11

ENGINEERING SPECIFICATION		CONTINUATION SHEET
TITLE Real Time Clock, DK8-EP		
AC bit	Functions	Function
9, 10 & 11	Enable events 9 - input 1 10 - input 2 11 - input 3	The contents of the clock status register is loaded into the AC and then cleared in the status register. This prevents status information from being lost during the interrogation of the status register.
Mnemonic	Octal Code	Function
CLSA	6135	The contents of the clock status register is loaded into the AC and then cleared in the status register. This prevents status information from being lost during the interrogation of the status register.
Clock Status Register.		
AC bit	Status Condition	Function
β	Overflow	
1 thru 8	not used	
9	input 1	
1β	input 2	
11	input 3	
Mnemonic	Octal Code	Function
CLBA	6136	The contents of the clock buffer are loaded into the AC. Old value of the AC is lost.
CLCA	6137	The contents of the clock counter are transferred into the clock buffer and then the contents of the clock buffer are loaded into the AC. The old value of the AC is lost.

DEC FORM NO 16-1022
ORA 10A

SIZE CODE A SP
NUMBER DK8-EP-1
REV A

SHEET 8 OF 11

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE Real Time Clock, DK8-EP

NOTE:

The clock counter may be read while it is counting. Gating in the clock control prevents data from being strobed out of the counter after a specified time after a clock pulse. This specified time, approximately 500 ns., allows the data to "settle" in the counter. This feature allows the counter to be read any number of times without introducing timing errors, in counting the amount of time between intervals and also eliminates false counts that are the result of reading the counter as one or more bits are in transition from one state to another.

4.2 There are no maintenance instructions.

4.3 Data format is 12 parallel bits to and from counter and to and from buffer. The clock counter may be incremented in a binary count sequence.

4.4 There are no operator controls.

5. Interface Specifications

All signals to and from the DK8-EP to the computer conform to the constraints of the 8/E bus.

SIZE	CODE	NUMBER	REV
A	SP	DK8-EP-1	A

DEC FORM NO 16-1022
DRA 108
SHEET 9 OF 11

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE Real Time Clock, DK8-EP

INSTALLATION PROCEDURES DK8EP/DK8ES

1. Verification of Parts

- A. 1 ea. M518 module
 - B. 1 ea. M860 module
 - C. 1 ea. H851 top block connector (2 if AD8-E is installed)
For DK8ES option add
 - D. 1 ea. 7008492 diagnostic jumper cable
 - E. DK8EF front panel assy
 - F. 5-BNC Connectors
 - G. Three (3) standard 3 conductor phone plugs #12-#943#.
2. Installation (DK8EP)
- A. Install M860 and M518 modules as per D-MU-LAB8-E-4.
 - B. Install top block connector as specified in D-MU-LAB8-E-4 (connector may be installed on either side of the module)


3. Installation (DK8ES)

- A. Install DK8EF front panel assy in H945 option box.
- B. Install M860 module as per D-MU-LAB8-E-4.
- C. Attach DK8EF panel cable to M518 module after routing it through the H945 option box.
- D. Install M518 and M851 as per D-MU-LAB8-E-4.
- E. Check if AD8-E or AM8-E option are installed. If yes, then attach another H851 as specified in the MUL to these options.

4. Refer to acceptance and checkout procedures and Maindec for checkout and shipping software.

SIZE	CODE	NUMBER	REV
A	SP	DK8-EP-1	A

DEC FORM NO 16-1022
DRA 108
SHEET 11 OF 11



ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE Real Time Clock, DK8-EP

SIZE	CODE	NUMBER	REV
A	SP	DK8-EP-1	A

DEC FORM NO 16-1022
DRA 108
SHEET 10 OF 11

DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS					
ENGINEERING SPECIFICATION			DATE 09/15/71		
TITLE DK8-EP/DK8-ES ACCEPTANCE PROCEDURES					
REVISIONS					
REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY
A	ECO CHANGE		LAWRENCE	1-6-72	11/11/72
			00013		

EMG <i>Divided</i>	APPD <i>DDM</i>	ORIG <i>Modell</i>	SIZE CODE A	SP	NUMBER DK8-EP-2	REV A
DEC FORM NO. DRA 107						
SHEET 1 OF 5						

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DK8-EP/DK8-ES ACCEPTANCE PROCEDURES			
IV. ACCEPTANCE TESTS			
A. 1. DK8-EP/ES Register Test			
a. Load Maindec-8E-DBAB-PB as per its document.			
b. Load 0200 into the switch register.			
c. Ingress Addr Load then clear the switch register.			
1. Set bit 00 to a "1".			
d. Depress Clear Key then the Continue Key.			
e. Observe printout - DK8E CLOCKS DIAGNOSTIC.			
f. After each pass the program will printout DK8E PASS COMPLETE.			
g. Allow the test to run for five (5) passes.			
1. Each pass takes approximately 3.5 minutes			
h. Pass - five (5) passes without an error printout.			
NOTE: If the clock option is a DK8-ES proceed to section IV.B.			
2. External Pulse Test			
a. Load 0200 into the switch register.			
1. Depress Addr Load			
b. Set switch register to 0020			
1. Depress Clear Key, then the Continue Key			
c. Observe printout - DK8E CLOCKS DIAGNOSTIC			
d. With the oscilloscope observe a 40 microsecond pulse rate at pins FJ2, FJ1, HMI, and HM2 on the edge connectors which connect the M860 and the M518 modules.			
NOTE: Set TIME/DIV to 10 microseconds to observe this signal. Scope synchronization may be difficult. The waveform is aperiodic.			
This concludes the DK8-EP Acceptance Testing.			
DEC FORM NO. DRA 108			
SHEET 3 OF 5			

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DK8-EP/DK8-ES ACCEPTANCE PROCEDURES			
SCOPE: The purpose of this procedure is to establish the minimum requirements for DK8-EP and DK8-ES acceptance testing.			
I. SHIPPING HARDWARE			
A. DK8-EP			
1. M860 - Control Module			
2. M518 - Schmitt Triggers and Logic Module			
3. M851 - Edge connector			
B. DK8-ES			
1. DK8-EP			
2. DK8-EP - Front Panel Assembly			
3. Diagnostic Jumper Cable - #70-08492			
4. Five (5) BNC Connectors #12-01455			
5. Three (3) standard 3 conductor phone plugs- #12-09430			
II. SHIPPING DOCUMENTATION AND SOFTWARE			
A. Print Sets			
1. A-AL-DK8-EP			
2. A-ML-DK8-ES			
B. Diagnostic Software			
1. Maindec-8E-DBAC-PB			
2. Maindec-8E-DBAC-D-(D)			
C. Manuals			
1. Lab-8E Maintenance Manual			
2. Lab-8E Users Guide			
3. Lab-8E Programming Card			
III. TEST HARDWARE			
A. DK8EP			
1. Oscilloscope			
B. DK8-ES			
1. Oscilloscope - Model 453 or equivalent.			
2. Two (2) scope probes.			
IV. ACCEPTANCE TESTS			
A. DK8-EP - this section is to be completed for DK8-EP and DK8-ES options.			
NOTE: See A-AL-DK8-EP-3; A-AL-DK8-ES-1; A-AL-DK8-EP-1 for a detailed shipping list.			
DEC FORM NO. DRA 108			
SHEET 2 OF 5			

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DK8-EP/DK8-ES ACCEPTANCE PROCEDURES			
IV. ACCEPTANCE TESTS			
B. DK8-ES			
1. External Pulse Test			
a. Load 0200 into the switch register then depress the Addr Load Key.			
b. Set switch register to 0020, then depress the Clear Key and the Continue Key.			
c. Observe printout - DK8E CLOCKS DIAGNOSTIC			
d. With the oscilloscope observe a 40 microsecond pulse rate at pins FJ2, FJ1, HMI and HM2 on the edge connectors which connect the M860 and M518 modules.			
NOTE: Set TIME/DIV to 10 microseconds to observe this signal. Scope synchronization may be difficult. The waveform is aperiodic.			
e. Place the scope probe on the connector, on the front panel, which is labeled OVERFLOW.			
1. Observe a signal whose pulse rate is 40 microseconds.			
2. External Clock Test			
a. Load 0200 into the switch register, then depress Addr. Load.			
b. Set the switch register to 0014.			
c. Depress Clear Key then the Continue Key.			
d. Observe printout - DK8E CLOCKS DIAGNOSTIC.			
e. On the front panel, DK8-EP, ground the input CLOCK IN.			
1. The TTY bell should ring			
3. DK8-EP Front Panel Check			
a. Turn off computer power.			
b. Plug the test cable #70-08492 into the 28 VAC RECEPTACLE J5 on the processor, and plug the three phone jacks into the front panel inputs marked In 1, In 2, and In 4.			
Turn computer power on.			
1. Place scope 1, 2, and 3 switches to the + position.			
NOTE: Never install or remove the 7008492 Diagnostic cable with power on. Serious damage to the H724 Transformer may result as plugs are inserted into panel on a live machine.			
DEC FORM NO. DRA 108			
SHEET 4 OF 5			

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE DK8-EP DK8-ES ACCEPTANCE PROCEDURES

IV. ACCEPTANCE TESTS

- B. 3. c. Place a scope probe on out 1.
 - 1. Observe a 60 hz square wave.
 - 2. Check OUT 2 and OUT 4 for the same square wave.
- d. Place a probe on OUT 1 and a second probe on OUT 2.
 - 1. Place SLOPE 2 to the - position.
 - 2. OUT 2 signal should be 180° out of phase with OUT 1.
- e. Place the second probe from OUT 2 to OUT 4.
 - 1. Place SLOPE 4 to the - position.
 - 2. OUT 4 signal should be 180° out of phase with OUT 1.
 - 3. Place SLOPE 1 to the - position
 - 4. OUT 1 and OUT 4 should be in phase.
 - a. Place the three SLOPE switches to the + position.
- f. While monitoring OUT 1 on the scope, rotate the appropriate THRESHOLD pot.
 - 1. There should be a noticeable movement of the waveform in both directions.
 - a. The square wave may cut out at either or both ends of the THRESHOLD pot movement.
 - 2. Repeat for OUT 2 and OUT 4.
 - a. Leave the THRESHOLD pots at mid-travel.
- 4. Schmitt Trigger Input Logic Test
 - a. Load 0200 into the switch register.
 - 1. Depress Addr Load
 - 2. Set switch register to 2000.
 - 3. Depress Clear Key then the Continue Key.
 - b. Observe printout - DK8E CLOCKS DIAGNOSTIC
 - c. After each pass the program will printout DK8E PASS COMPLETE

NOTE: Random errors may be caused by noisy 60Hz power. This can be verified by using a signal generator set to 60 Hz as the input to the Schmitt triggers.

- d. Allow the program to make five (5) passes.
 - 1. Each pass takes approximately two (2) minutes.
- e. Pass - five (5) passes without an error print-out.

This concludes the DK8-ES Acceptance Testing.

SIZE	CODE	NUMBER	REV
A	SP	DK8-EP-2	A

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS

ACCESSORY LIST

0 DOCUMENT
DN DOCUMENT CHANGE
NOTIC
PA PAPER TAPE ASCII
PE PAPER TAPE BINARY
PM PAPER TAPE
READ-IN-MODE

QUANTITY VARIATION

DATE 12-17-71
DATE 12/17/71
DATE 1/4/72

ITEM NO	DWG NO. / PART NO.	DESCRIPTION	QUANTITY VARIATION										KIT CHECK	BY	INSTALL	BY	DATE	
1	M518	Schmitt Trigger Module	1															
2	M860	Real Time Clock Control Module	1															
3	M861	Edge Connector	1															
4	DK8-EP	DK8-EP Print Set	1															
5	LAB-8E	Lab-8/e Print Set	1															
6	MAINDEC 8E-D8AB-PB	DK8-EP Diagnostic - Binary Tape	1															
7	MAINDEC 8E-D8AB-DL	DK8-EP Diagnostic - Document	1															
8	DEC-LB-HRZA-D	Lab-8/e User's Handbook	1															
9	DEC-LB-HXZA-D	Lab-8/e Maintenance Manual	1															
10		Lab-8/e Programming Card	1															
		NOTE: When item 8 or 9 is temporarily waived, ship the following:																
	A-SP-DK8EP-1	DK8EP Engineering Specification	1															
	A-SP-DK8EP-2	DK8EP Acceptance Procedure	1															

TITLE DK8-EP Accessory List ASSY. NO. SIZE CODE A AL NUMBER DK8-EP-3 REV 1 CO NO SHEET OF

