

IDENTIFICATION

PRODUCT CODE: MAINDEC-08-D1AC-D
PRODUCT NAME: PDP-8 Memory Power On/Off Test
DATE CREATED: September 16, 1968
MAINTAINER: Diagnostic Group
AUTHOR: M. Horovitz
PREVIOUS CODE: MAINDEC 829



1. ABSTRACT

This program is a Memory Data Validity Test to be used after a simulated power failure.

2. REQUIREMENTS

Storage

Memory locations 0001_8 -- 7477_8

Subprogram and/or Subroutines

RIM

Binary Loader

Equipment

PDP-8 Processor, keyboard reader, and Teleprinter

3. USAGE

3.1 Loading

Normal binary tape loading procedures are to be used with this program.

3.2 Start up and/or Entry

Load address 0014 and press START.

The program should then halt at 0042_8 .

Load address 0001 and press START.

The program should now loop.

3.3 Errors in Usage

Errors detected by the program cause the program to halt at memory address 0055_8 . The contents of memory addresses 0011_8 and 0012_8 indicate the addresses of the data that failed to check-sum. Memory addresses 0007_8 and 0010_8 contain the data words that failed to check-sum.

Lower Address = $(0011_8) = 100_8 - 3677_8$

Upper Address = $(0012_8) = 3700_8 - 7477_8$

Lower Error Word = $(0007_8) = 2525_8$

Upper Error Word = $(0010_8) = 5252_8$

3.4 Error Recovery

Press CONTINUE to test for other error words in memory.

Reload address 0020_8 to restart the entire program.

4. DESCRIPTION

4.1 Discussion

This program tests memory for bit drop out and pick up after a simulated power failure has occurred.

By starting the program at memory address 0014₈, data words consisting of 2525₈ are written into memory locations 0100₈--3677₈, and the data words consisting of 5252₈ are written into memory locations 3700₈--7477₈ after which the program halts at memory address 0042₈. Load address 0001 and restart the program; the program will 2's add the contents of memory location 0100₈ with 3700₈. If the result equals 7777₈, the program will 2's add the contents of memory locations 0101₈ with 3701₈, etc. until the memory addresses of 3677₈ and 7477₈ are tested. The program stays in the 2's add compare loop until an error occurs. Concurrently cycle the power to the PDP-8 off and on. After the power has been reapplied to the PDP-8, load address 0001₈ and press START. If an error occurred during the power cycling, the program halts at location 0056₈. The program may be restarted at memory address 0001₈ as many times as desired. Restart address to fill memory is 0020₈ not 0014.

4.2 Examples and/or Applications

A HALT occurs at memory address 0055₈.

Address 0007₈ = 2505₈ (Data Word)

Address 0010₈ = 5252 (Data Word)

Address 0011₈ = 0101 (Address Word)

Address 0012₈ = 3701 (Address Word)

Bit 7 was dropped at memory address 0101₈.

5. EXECUTION TIME

1 msec/loop

```

/MEMORY POWER ON OFF TEST
*0001
0001 5001      JMP 1          /START AFTER POWER UP
0002 0002      2
0003 0003      3

      0014      *0014
0014 1072      IAU PATCH
0015 3000      UCA 0
0016 1073      IAU PATCH+1
0017 3001      UCA 1

0020 4022      START, JMS SETUP          /START INITIAL
0021 5030      JMP WRKON
0022 0000      SETUP, 0
0023 1065      IAU K0077
0024 3011      UCA 11
0025 1066      IAU K3677
0026 3012      UCA 12
0027 5422      JMP I SETUP

0030 1070      WRKON, IAU UPREG
0031 3411      UCA I 11
0032 1071      IAU LOREG
0033 3412      UCA I 12
0034 1011      IAU 11
0035 7040      CMA
0036 1060      IAU K3677
0037 7040      CMA
0040 7640      CLA SZA
0041 5030      JMP WRKON

0042 7402      STEND, HLI          /TURN POWER OFF AND ON

0043 4022      COMPAR, JMS SETUP
0044 7200      CLA
0045 1411      IAU I 11          /11=UPPER ADDRESS 100-3700
0046 3007      UCA UPPER
0047 1412      IAU I 12          /12=LOWER ADDRESS 3701-7700
0050 3010      UCA LOWER
0051 1007      IAU UPPER
0052 1010      IAU LOWER
0053 7040      CMA
0054 7440      SZA

0055 7402      E1, HLI          /ERROR , NO COMPARE
0056 1011      IAU 11
0057 7040      CMA
0060 1060      IAU K3677
0061 7040      CMA
0062 7640      SZA CLA
0063 5044      JMP COMPAR+1
0064 5043      JMP COMPAR
    
```

0065	0077	K0077,	0077
0066	3677	K3677,	3677
0067	7700	K7700,	7700
0070	2525	UPREG,	2525
0071	5252	LOREG,	5252
0072	0043	PATCH,	COMPAR
0073	5400		JMP 1 0

	0007	*0007	
0007	0000	UPPER,	0 /ERROR WORD (2525)
0010	0000	LOWER,	0 /ERROR WORD (5252)
		\$	

THERE ARE NO ERRORS

SYMBOL TABLE

COMPAR	0043
E1	0055
K0077	0065
K3677	0066
K7700	0067
LOREG	0071
LOWER	0010
PATCH	0072
SETUP	0022
START	0020
STEND	0042
UPPER	0007
UPREG	0070
WRKON	0030

SYMBOL TABLE

UPPER	0007
LOWER	0010
START	0020
SETUP	0022
WRKON	0030
STEND	0042
COMPAR	0043
E1	0055
K0077	0065
K3677	0066
K7700	0067
UPREG	0070
LOREG	0071
PATCH	0072