


**IMAGE EVALUATION
TEST TARGET (MT-2)**

digital

L10 L11 L12
L13 L14 L15
L16 L17 L18
L19 L20 L21
L22 L23 L24
L25 L26 L27



BELL HOWELL

Publications Systems Division

PHOTOGRAPHIC SERVICES CORPORATION
770 BARNETT ROAD
P.O. BOX 358
WESTFIELD, NEW YORK 14290

DIMBUBUA

EK-DWBUA-TM-001

DWBUA UNIBUS Adapter Technical Manual

Prepared by Educational Services
of
Digital Equipment Corporation

EK-DWBUA-TM-001

DWBUA UNIBUS Adapter Technical Manual

Prepared by Educational Services
of
Digital Equipment Corporation

1st Edition, January 1986


© Digital Equipment Corporation 1986
All Rights Reserved

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

Printed in U.S.A.

This document was set on a DIGITAL DECset Integrated Publishing System.

The following are trademarks of Digital Equipment Corporation:


DEC
DECmate
DECnet
DECsystem-10
DECsystem-20
DECUS

DECwriter
DIBOL
MASSBUS
PDP
PDS
Professional
Rainbow
RSTS

RSX
Scholar
ULTRIX
UNIBUS
VAX
VAXBI
VMS
VT
Work Processor

CONTENTS

Page

PREFACE

PART I INSTALLATION

CHAPTER 1 INTRODUCTION

11	PRODUCT DESCRIPTION	11
12	SPECIFICATIONS	12
121	Bus Loading	12
122	Power Requirements	12
123	Current Requirements	12
13	SUPPORTED UNIBUS DEVICES	12

CHAPTER 2 INSTALLATION AND TEST

21	OPTION COMPONENTS	21
22	INSTALLATION	23
23	TEST	24
231	Self-Test Microdiagnostic Program	24
232	Microdiagnostic Program	24
24	TROUBLESHOOTING	24
241	Tools and Test Equipment	24
242	Procedure	24
243	Helpful Hints	215

PART II TECHNICAL DESCRIPTION

CHAPTER 3 PROGRAMMING

31	SYSTEM ADDRESS SPACE	31
311	Address Space Distribution	31
312	System I/O Space	31
32	DWBI/A ADDRESS SPACE	33
321	Register Bit Characteristics	34
322	VAKBI Required Registers	34
3221	Error Interrupt Control Register	37
3222	Interrupt Destination Register	38
323	BIC Specific Device Registers	39
3231	Starting Address Register	310
3232	Ending Address Register	311
3233	BCT Control Register	312
3234	User Interface Interrupt Control Register	313
3235	General Purpose Registers	314

CONTENTS (Cont)

	Page
324	3-15
324.1	3-15
324.2	3-16
324.3	3-18
324.4	3-19
324.5	3-20
324.6	3-21
324.7	3-22
324.8	3-23
324.9	3-23
33	3-25
33.1	3-25
33.2	3-25
34	3-25
34.1	3-25
34.1.1	3-27
34.1.2	3-27
34.1.3	3-27
34.2	3-27
34.3	3-27
34.4	3-28
34.5	3-28
34.6	3-28
34.7	3-28
34.8	3-28
34.9	3-28
34.10	3-28
34.11	3-29

CHAPTER 4 FUNCTIONAL DESCRIPTION

	Page
41	4-1
42	4-1
43	4-4
43.1	4-4
43.1.1	4-4
43.1.2	4-4
43.1.3	4-6
43.2	4-7
43.2.1	4-7
43.2.2	4-10
43.2.3	4-11
43.3	4-16
43.3.1	4-16
43.3.2	4-16
43.3.3	4-18
43.3.4	4-20

CONTENTS (Cont)

	Page
4.1.1.5	4-22
4.1.1.6	4-24
4.4	4-24
APPENDIX A	4-24
APPENDIX B	4-24
APPENDIX C	4-24
APPENDIX D	4-24
APPENDIX E	4-24
E.1	4-24
E.1.1	4-24
E.1.2	4-24
E.1.3	4-24
E.1.4	4-24
E.1.5	4-24
E.1.6	4-24
E.2	4-24
E.2.1	4-24
E.2.2	4-24
E.2.3	4-24
APPENDIX F	4-24
F.1	4-24
F.2	4-24
F.2.1	4-24
F.2.2	4-24
F.3	4-24
F.3.1	4-24
F.3.2	4-24
F.4	4-24
APPENDIX G	4-24
APPENDIX H	4-24

FIGURES (Cont)

Figure	Title	Page
1-6	DATAID Through BDP, BYTE OFFSET Clear, LWAFN Set	1-7
1-7	DATA Through BDP, BYTE OFFSET Set	1-8
1-8	DATA Through BDP, BYTE OFFSET and LWAFN Set	1-8
1-1	IDENT Pin Diagram	1-3
1-2	Interrupt/IDENT Timing Diagram	1-5

TABLES

Table No.	Title	Page
1-1	DWBL A Power Requirements	1-1
1-2	DWBL A Current Requirements	1-2
2-1	DWBL A Components - L NIBLS Installed in BA12-31 AD Bus	2-3
2-2	DWBL A Components - L NIBLS Installed in BA11 Bus	2-3
2-3	Microdiagnostic Program Sections	2-6
2-4	Tools and Test Equipment for Maintenance Procedures	2-6
2-5	Symptoms and Possible Causes	2-10
2-6	Multiple VAXBI Base Addresses	2-11
2-7	L NIBLS Power	2-16
2-8	L NIBLS Quiescent Levels	2-16
3-1	Register Bit Characteristics	3-4
3-2	Microdiagnostic Register Addresses	3-11
3-3	Data Path Control and Status Register Addresses	3-13
4-1	DWBL A Block Diagram Descriptions	4-2
4-2	DWBL A Response to VAXBI-to-DWBL A Transactions	4-4
4-3	VAXBI-to-DWBL A Commands	4-5
4-4	Bus Master and Slaves for VAXBI-to-L NIBLS Transactions	4-7
4-5	DWBL A Response to VAXBI-to-L NIBLS Transactions	4-8
4-6	VAXBI-to-L NIBLS Commands	4-10
4-7	Bus Master and Slaves for L NIBLS-to-VAXBI Transactions	4-14
4-8	DWBL A Response to L NIBLS-to-VAXBI Transactions	4-14
4-9	L NIBLS-to-VAXBI Commands Through the Direct Data Path	4-16
4-10	L NIBLS-to-VAXBI Commands Through a Buffered Data Path	4-20
C-1	Self-Test Microdiagnostic Tests	C-1
D-1	Microdiagnostic Tests	D-1
E-1	DWBL A Response to DRX EVENT Codes	E-1
F-1	L NIBLS Forecaster Terminate Registers	F-1
F-2	Transfer Command Bit	F-2
G-1	Node Space and Window Space Addresses	G-1
H-1	Register Initial States	H-1
K-1	MSYN - DSYN Time Interval	K-2

PREFACE

MANUAL STRUCTURE AND AUDIENCE

The manual is divided into two parts.

Part I - Installation

Part I includes an introduction to the DIB-A, product specifications, and instructions for installing and testing a DIB-A option. It is intended for DIGITAL personnel or customers who install this adapter. A knowledge of VAX hardware is assumed.

Part II - Technical Description

This part of the manual provides the technical information needed by the system programmer and the support engineer, as well as by customer engineers and programmers who incorporate this adapter into their own product or system. A knowledge of VAX architecture, the VAX Bus Interconnect (VAXBI), and the UNIBUS is assumed.

RELATED DOCUMENTATION

The DIB-A is one of a family of processors, memories, and adapters that use the 32-bit VAXBI bus. For a technical summary of the VAXBI bus and a description of VAXBI options, see the *VAXBI Options Handbook* (FB-2771-46).

NOTE: For ease of use and for reader comprehension, the DIB-A adapter (VAXBI to UNIBUS Adapter) will be referred to as DIB-A throughout this document. The VAXBI bus will be referred to as VAXBI, and UNIBUS bus will be referred to as UNIBUS.

**INSTALLATION
PART 1**

CHAPTER 1

CHAPTER 1 INTRODUCTION

1.1 PRODUCT DESCRIPTION

The VAXBI to UNIBUS Adapter (DABBI A) enables transfer between the high-speed synchronous VAXBI and the asynchronous UNIBUS. Through the DABBI A, the VAXBI has access to any UNIBUS address space, and the UNIBUS has access to any VAXBI address space.

The DABBI A transfers data between the buses in two ways:

1. Through the Direct Data Path (DDP), the data is transferred immediately.
2. Through a Buffered Data Path (BDP), the DABBI A maintains buffers in which it can store up to 16 bytes of data per transfer to maximize the VAXBI bandwidth.

All VAXBI-initiated transactions transfer data through the Direct Data Path. UNIBUS-initiated transactions can transfer data through either the Direct Data Path or a Buffered Data Path.

Other features of the DABBI A are:

- UNIBUS arbitration
- UNIBUS devices can interrupt at the VAXBI
- Data transfer rate up to 10M/sec
- Self-test to verify data paths and control logic, and to report failures to the VAXBI




Figure 1.1 Typical DABBI A Configuration

1.2 SPECIFICATIONS

1.2.1 Bus Loading

The DWBL A is 0.5 dc unit load on the L-NIB-4.

The DWBL A is 1.4 ac unit load on the L-NIB-5.

1.2.2 Power Requirements

Table 1-1 DWBL A Power Requirements

VOLTAGE	POWER (Watts)			
	Minimum	Typical	Standard	Maximum
+5	11.77	10.10	60.50	50.20
-12.00	-0.017	0.016	0.54	0.1

1.2.3 Current Requirements

Table 1-2 DWBL A Current Requirements

VOLTAGE	CURRENT (Amperes)			
	Minimum	Typical	Standard	Maximum
+5	2.4	2.1	12.1	10.1
-12.00	-0.001	0.001	0.045	0.012

1.3 SUPPORTED I/O DEVICES

A subset of the available L-NIB-5 devices is supported in a configuration with a DWBL A. See Appendix A for details.

CHAPTER

2

**CHAPTER 2
INSTALLATION AND TEST**

2.1. INSTALLATION AND TEST




Figure 2.1. INITIAL POSITION

Table 2-1 DWBLA Components - L-NIBLS Installed in BALS-AC/AD Box

Component	Qty	Part Number	Location
DWBLA module	1	Y1010	VAXBI cardcage
LET module	1	M7113	L-NIBLS cardcage
L-NIBLS padlock	1	M7160	L-NIBLS cardcage
Transition header	1	17-22206-01	VAXBI cardcage
L-NIBLS cables	1	17-00611-01	M7160 to transition header

2.2 INSTALLATION

CAUTION

An automatic wrist strap connected to an active ground must be worn when installing the DWBLA.

WARNING

Turn off system power before proceeding.

1. Attach the four L-NIBLS cables to the M7160 padlocks (Figure 2-3). The connectors are labeled




Figure 2-3 M7160 Padlocked with L-NIBLS Cables

Table 2-2 DWBLA Components - L-NIBLS Installed in BALS Box

Component	Qty	Part Number	Location
DWBLA module	1	Y1010	VAXBI cardcage
LET module	1	M7113	L-NIBLS cardcage
L-NIBLS padlock	1	M7160	L-NIBLS cardcage
Transition header	1	17-22206-01	VAXBI cardcage
L-NIBLS cables	2	17-00611-01	M7160 to transition header
DEC STD 111 power bus cable	1	17-00911-01	Processor cabinet to L-NIBLS cabinet

The DWBLA components are put together in the configuration shown in Figure 2-2.




Figure 2-2 DWBLA Configuration

2. Insert the M7166 per Board into slot 1, segments A and B, of the UNIBUS backplane (Figure 2-4)
3. Insert the M9313 CPU module into the last slot, segments A and B, of the UNIBUS backplane (Figure 2-4)




Figure 2-4 UNIBUS Backplane

Insert the transition header into all unused UNIBUS slots.

NOTE:
 For dual in-line package (DIP) modules, the UNIBUS modules may be inserted on the correct UNIBUS bus through the 11. In accordance to the slot number and parity bit as suggested.

4. Install the transition header on the backplane of the slot that is not used by the UNIBUS module (Figure 2-5)

NOTE:
 When installing the transition header, use only the correct orientation of the UNIBUS-800 connector in the UNIBUS Header 800.




Figure 2-5 VAXSH Transition Header Installation

Refer to Figure 2-6 and connect the four UNIBUS cables to the transition header assembly.

- 31 segment 1 (left)
- 32 segment 3 (right)
- 33 segment D (left)
- 34 segment D (right)

The connectors are keyed.




Figure 2-6 UNIBUS Cable Connections

- 7. Insert the T1010 module into the appropriate slot of the VAXBI bus.
- 8. If the T1010 backplane is in an expansion cabinet, the power bus cable (P/N 1741941-01) may be installed from the processor cabinet to the expansion cabinet.
- 9. Power on the system. The DVM-2 self-test runs upon power-up. Check that the yellow LED on the T1010 module lights. See Figure 2-7.
- 10. If the yellow LED does not light, see Section 2.4.
- 11. Run two full passes of LVL 005, the DVM-2 A macrodiagnostic program. See Section 2.4.2.




Figure 2-7 T1010 Module

2.3 TEST

2.3.1 Self-Test Microdiagnostic Program

NOTE

A UNIBLS Executive Terminator (LET) module (09543) must be installed in the last slot, segment A and B, of the UNIBLS backplane. The DWBL A self-test runs only if the LET module is installed.

The DWBL A self-test microdiagnostic program runs at powerup or when the VAXBI Control and Status Register RESTART bit (BPCSR - 10) is set. Successful completion of the self-test is indicated by the lighting of the yellow LED on the T1010 module. The location of the LED is shown in Figure 2-2.

The DWBL A self-test microdiagnostic consists of 18 separate tests, which are described in Appendix C.

2.3.2 Macrodiagnostic Program

The macrodiagnostic program for the DWBL A is FVCBB. It is a level 1 diagnostic (it runs standalone under the VAX diagnostic supervisor), and it isolates failures to the various functions.

Descriptions of the macrodiagnostic tests can be found in Appendix D.

To run FVCBB, do the following:

NOTE

Operator input is underlined>.

1. Run the diagnostic supervisor.
2. Attach the DWBL A.

DB - ATTACH DWBL A HUB DWn node - REI -

DWn is the number of the DWBL A. "n" is a number between 0 and 1.

"node" is the VAXBI node ID, expressed as a decimal number (0 to 15).

NOTE

Refer to the appropriate system user guide to determine the node ID number.

"br" is the UNIBLS BR interrupt level, a number between 4 and 7. The recommended value is 7.

1. Run the macrodiagnostic:

DB - RUN FVCBB/SECTIONname - REI -

Inclusion of the SECTION name ("name" in the above command) is optional. If no SECTION name is included, the DEFAULT section is run. The SECTION names and the tests they include are listed in Table 2-3.

Tests 31 and 32 can be run only if a UNIBLS Executive (UE) is attached.

Table 2-3 Macrodiagnostic Program Sections

Section	Tests
DEFAULT	1-30
A-1	1-32
(B)	31, 32

2.4 FROM BLENDED MODE

This procedure provides the information needed to isolate a DWBL A failure to one of its assemblies: T1010 module, I/O cable, M7100 pullboard, UNIBLS, or M9111 LET module. Corrective maintenance of the DWBL A consists of faulty subassembly replacement.

This procedure does not attempt to isolate problems caused by devices attached to the UNIBLS. It just locates and identifies the UNIBLS mode that is causing a DWBL A malfunction.

The assumption is made in this procedure that system troubleshooting procedures have indicated a problem in the DWBL A. No system-specific troubleshooting procedures are included here.

2.4.1 Tools and Test Equipment

The tools and test equipment listed in Table 2-4 are needed to perform the maintenance procedures described in this section.

Table 2-4 Tools and Test Equipment for Maintenance Procedures

Equipment	Manufacturer	Designation	DIGITAL Part Number
Cable Wagon	Tetrap	TX200	29-01491-01
Torque Screwdriver	Utica		29-1181-020
Bus Girder Card			67293

2.4.2 Procedure

This section is a step-by-step procedure for isolating faults to the field-replaceable unit (FRU). It uses only the tools and test equipment listed in Table 2-4 and the DWBL A adapter's self-test. By using this procedure, faults in the DWBL A can be isolated when the system is not capable of running diagnostics (such a situation can occur if the DWBL A is in the hard push for the operating system and diagnostics).

See Section 2.3.1 and Appendix C for information on the DWBL A adapter's self-test.

NOTE

Follow the steps in the order listed.

1. START Is the DWBL A malfunctioning?

The DWBL A may be suspect if

- a. The system cannot be booted from a UNIBUS device
- b. No UNIBUS devices can be used
- c. The system console indicates that the node number corresponding to DWBL A adapter's node ID is malfunctioning.
- d. Frequent errors occur when using any UNIBUS device
- e. The system crashes.

2. POWER DOWN THE SYSTEM Wait 30 seconds for the stored power to drain off

3. OPEN THE CABINET - Open the system cabinet so that the yellow lights on the modules can be seen

4. POWER UP THE SYSTEM - This starts the DWBL A self-test

5. CHECK THE LIGHT ON THE T1010 MODULE - If the yellow light on the T1010 module in the DWBL A has passed self-test. The problem is most likely not in the T1010 module, the UNIBUS cabling, or the terminator card (T-1). If the light is OFF, go to Step 7.

6. RUN EVCBB - If the system is operational, run the system level diagnostic, EVCBB, to further verify that the problem is not in the DWBL A. Refer to the microdiagnostic printout and documentation to isolate the faulting IRI. If this diagnostic should fail

If one of the symptoms listed in Step 1 exists, but the DWBL A self-test passes, the problem is probably somewhere other than in the DWBL A. Refer to Table 2-5 for suggested areas to troubleshoot.

Table 2-5 Symptoms and Possible Causes

Symptoms	Possible Cause
Cannot boot from a UNIBUS device	Bad device
Unable to run devices on the UNIBUS	Bad device or software
Frequent errors when using any devices on the UNIBUS	Errors on the bus or system-bus problems
System crashes	System software

7. THE YELLOW LIGHT IS OFF - If the yellow light on the T1010 module is OFF, the self-test has failed. Look for a fault in one of the items in Figure 2-1. If no fault exists in these items, look for a UNIBUS device that is causing the UNIBUS to malfunction.

8. DETERMINE NODE NUMBER AND STARTING ADDRESS

a. Halt the system from the console by typing CTRL-P

b. Type I address to examine the contents of the Device Type Register (DDR) for each node space in succession until one with a value of 00000002 is found. This is the DWBL A device type. Make a note of the address. (See Figure 2-1 and Appendix C)

If working on a system that has more than one VAXBI bus 0 addresses are as described. See Table 2-6 for the bus addresses for bus 1 through bus 7.

Table 2-6 Multiple VAXBI Base Addresses

VAXBI Bus #	Base Address
0	2000 0000
1	2200 0000
2	2400 0000
3	2600 0000

NOTE

If nothing is returned from any of the addresses, a system problem exists. See the troubleshooting procedures for the system being used. THE PROBLEM IS NOT IN THE DWBL A.

Example 2-1: Determining Node Number and Starting Address

Node #	Address	Contents	Description
0	20000000	00010001	This is the base address of the first node in I/O space, node 0. Address and contents returned. Node 0 is not a DWBL A.
1	20002000	00010001	This is the base address of node 1. Node 1 is not a DWBL A.
2	20004000	00010001	This is the base address of node 2. Node 2 is a DWBL A.

9. **FIND GPRO ADDRESS** - $bb + 10$ GPRO address. Add 10 hex to the address found in the previous step.

Example 2-2: Finding the Address of GPRO

- Node 1 GPRO - $20000000 + 10 = 20000010$
- Node 2 GPRO - $20000000 + 10 = 20000010$
- Node 3 GPRO - $20000000 + 10 = 20000010$
- Node 4 GPRO - $20000000 + 10 = 20000010$
- Node 5 GPRO - $20000000 + 10 = 20000010$
- Node 6 GPRO - $20000000 + 10 = 20000010$

10. **EXAMINE GPRO** - Use the console to examine GPRO at the address calculated in the last step. GPRO hex = 31 16. Contains the test number that failed in the self-test. Refer to Appendix C for a description of the self-test macroinstructions. 1c-1c

NOTE

Failure of the DWM4 self-test can prevent accessing of the DWM4 internal registers. To access these registers to explore the cause of the self-test failure, set the BICSR (bb+28) bit
 (1 CSREN).

11. **ISOLATE FRI** - Use the flowchart in Figure 2-8 to isolate the FRI at fault.

NOTES

1. The TIOB module is suspect throughout this troubleshooting procedure since it is the engine running the test.
2. Power-down the system to replace a component. When the system is powered back up, the self-test will run. Return to Step 1 of this procedure to verify the fix.
3. When replacing a component, follow the removal and replacement procedures in the installation manual for the system being used.




Figure 2-8 Troubleshooting Flow (Sheet 1 of 3)




Figure 2-8 Troubleshooting Flow (Sheet 2 of 3)




Figure 2-8 Troubleshooting Flow (Sheet 3 of 3)

2.4.3 Helpful Hints

The DWBI A self-test may not run to successful completion if the system includes VAXBI nodes that are burst mode or that excessively stall the VAXBI bus. The DWBI A self-test may fail if the configuration is large and has extensive VAXBI bus activity.

For those nodes if the self-test has passed but the DWBI A still does not work correctly. Most of the items listed relate to the UNIBUS.

1. PROBLEM: SYN timeout errors on UNIBUS devices

SUGGESTED ACTION: Verify VAXBI DWBI A node ID and arbitration mask.

The DWBI A must be made to accept systems based on BA12-MC AD boxes, and the software must set the DWBI A to fixed-high priority. Verify this by reading the Device Type Register (bb-00) for node 0 to ensure that the device is a DWBI A (see Appendix II). Also read the VAXBI Control and Status Register (bb-0000) and the contents of bits 5-7 should be a three fixed-high arbitration.

PROBLEM 1: Check interconnect operation of UNIBUS devices involving several or all options on the UNIBUS.

SUGGESTED ACTION: Verify the UNIBUS power and ground levels (Tables 2-7 and 2-8).

Table 2-7 UNIBUS Power

UNIBUS Pin	UNIBUS Voltage Level (Volts)	P/S Supply Voltage Level (Volts)	P/S Supply Reg. Maximum (mA)
27	+5.0 ± 0.1	+5.0	100
22	+12.0 ± 0.1	+12.0	200

Table 2-8 UNIBUS Ground Levels

Line	Ground Level (Volts)
BR	+1.0 ± 0.1
NPR	+1.0 ± 0.1
M 10	+1.0 ± 0.1
B 10	+1.0 ± 0.1
20B	+1.0 ± 0.1
Address	+1.0 ± 0.1

SUGGESTED ACTION: Check if the configuration is correct:

- Verify that the DB4 A is made to on the VANM except systems based on BA12 AC/AD board.
- Verify that all NPR grant jumper wires (A, B, C, D) have been removed from the UNIBUS backplane on every slot that has an NPR option.
- Check that every empty UNIBUS slot contains a grant continuity card. Two different grant continuity cards can be used. The first (G22) goes into the UNIBUS backplane slot D and provides grant continuity for the line interrupt (BR) but not for the NPR. When the (G22) grant card is used in the empty slot, a jumper (A) to (B) is needed for NPR grants. The second grant card (G23) provides grant continuity for both BR and NPR grants, and is much easier to install.
- Verify that the vector and address jumpers are correct for each option and that no two options are selected for the same address or vector.
- Use the PA111 program to verify the configuration.

SUGGESTED ACTION: Verify that the configuration is supported.

Check that no unusual devices or unsupported devices are on the bus.

SUGGESTED ACTION: Load the bus loading problems on large UNIBUS configurations.

Calculate the bus loading of the configuration. Make no change to the configuration and use a UNIBUS analyzer or protocol analyzer to check the bus and to compare the results with the PDP-11 Bus Handbook for Grants.

PROBLEM 2: The option does not work or the entire UNIBUS fails when the option is installed.

SUGGESTED ACTION: Verify that the option is supported on the UNIBUS.

- Check the RM documents to ensure that the option is supported for the hardware and software.
- If the option works but does not work correctly with the bus system, check the option on a structured UNIBUS.
- Check that all jumper wires from C, A, B, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z, AA, AB, AC, AD, AE, AF, AG, AH, AI, AJ, AK, AL, AM, AN, AO, AP, AQ, AR, AS, AT, AU, AV, AW, AX, AY, AZ, BA, BB, BC, BD, BE, BF, BG, BH, BI, BJ, BK, BL, BM, BN, BO, BP, BQ, BR, BS, BT, BU, BV, BW, BX, BY, BZ, CA, CB, CC, CD, CE, CF, CG, CH, CI, CJ, CK, CL, CM, CN, CO, CP, CQ, CR, CS, CT, CU, CV, CW, CX, CY, CZ, DA, DB, DC, DD, DE, DF, DG, DH, DI, DJ, DK, DL, DM, DN, DO, DP, DQ, DR, DS, DT, DU, DV, DW, DX, DY, DZ, EA, EB, EC, ED, EE, EF, EG, EH, EI, EJ, EK, EL, EM, EN, EO, EP, EQ, ER, ES, ET, EU, EV, EW, EX, EY, EZ, FA, FB, FC, FD, FE, FF, FG, FH, FI, FJ, FK, FL, FM, FN, FO, FP, FQ, FR, FS, FT, FU, FV, FW, FX, FY, FZ, GA, GB, GC, GD, GE, GF, GG, GH, GI, GJ, GK, GL, GM, GN, GO, GP, GQ, GR, GS, GT, GU, GV, GW, GX, GY, GZ, HA, HB, HC, HD, HE, HF, HG, HH, HI, HJ, HK, HL, HM, HN, HO, HP, HQ, HR, HS, HT, HU, HV, HW, HX, HY, HZ, IA, IB, IC, ID, IE, IF, IG, IH, II, IJ, IK, IL, IM, IN, IO, IP, IQ, IR, IS, IT, IU, IV, IW, IX, IY, IZ, JA, JB, JC, JD, JE, JF, JG, JH, JI, JJ, JK, JL, JM, JN, JO, JP, JQ, JR, JS, JT, JU, JV, JW, JX, JY, JZ, KA, KB, KC, KD, KE, KF, KG, KH, KI, KJ, KK, KL, KM, KN, KO, KP, KQ, KR, KS, KT, KU, KV, KW, KX, KY, KZ, LA, LB, LC, LD, LE, LF, LG, LH, LI, LJ, LK, LL, LM, LN, LO, LP, LQ, LR, LS, LT, LU, LV, LW, LX, LY, LZ, MA, MB, MC, MD, ME, MF, MG, MH, MI, MJ, MK, ML, MM, MN, MO, MP, MQ, MR, MS, MT, MU, MV, MW, MX, MY, MZ, NA, NB, NC, ND, NE, NF, NG, NH, NI, NJ, NK, NL, NM, NN, NO, NP, NQ, NR, NS, NT, NU, NV, NW, NX, NY, NZ, OA, OB, OC, OD, OE, OF, OG, OH, OI, OJ, OK, OL, OM, ON, OO, OP, OQ, OR, OS, OT, OU, OV, OW, OX, OY, OZ, PA, PB, PC, PD, PE, PF, PG, PH, PI, PJ, PK, PL, PM, PN, PO, PP, PQ, PR, PS, PT, PU, PV, PW, PX, PY, PZ, QA, QB, QC, QD, QE, QF, QG, QH, QI, QJ, QK, QL, QM, QN, QO, QP, QQ, QR, QS, QT, QU, QV, QW, QX, QY, QZ, RA, RB, RC, RD, RE, RF, RG, RH, RI, RJ, RK, RL, RM, RN, RO, RP, RQ, RR, RS, RT, RU, RV, RW, RX, RY, RZ, SA, SB, SC, SD, SE, SF, SG, SH, SI, SJ, SK, SL, SM, SN, SO, SP, SQ, SR, SS, ST, SU, SV, SW, SX, SY, SZ, TA, TB, TC, TD, TE, TF, TG, TH, TI, TJ, TK, TL, TM, TN, TO, TP, TQ, TR, TS, TT, TU, TV, TW, TX, TY, TZ, UA, UB, UC, UD, UE, UF, UG, UH, UI, UJ, UK, UL, UM, UN, UO, UP, UQ, UR, US, UT, UY, UZ, VA, VB, VC, VD, VE, VF, VG, VH, VI, VJ, VK, VL, VM, VN, VO, VP, VQ, VR, VS, VT, VU, VV, VW, VX, VY, VZ, WA, WB, WC, WD, WE, WF, WG, WH, WI, WJ, WK, WL, WM, WN, WO, WP, WQ, WR, WS, WT, WU, WV, WW, WX, WY, WZ, XA, XB, XC, XD, XE, XF, XG, XH, XI, XJ, XK, XL, XM, XN, XO, XP, XQ, XR, XS, XT, XU, XV, XW, XX, XY, XZ, YA, YB, YC, YD, YE, YF, YG, YH, YI, YJ, YK, YL, YM, YN, YO, YP, YQ, YR, YS, YT, YU, YV, YW, YX, YY, YZ, ZA, ZB, ZC, ZD, ZE, ZF, ZG, ZH, ZI, ZJ, ZK, ZL, ZM, ZN, ZO, ZP, ZQ, ZR, ZS, ZT, ZU, ZV, ZW, ZX, ZY, ZZ.

**PART 2
TECHNICAL
DESCRIPTION**

CHAPTER 13

CHAPTER 3 PROGRAMMING

3.1 SYSTEM ADDRESS SPACE

3.1.1 Address Space Distribution

The 1024 megabyte system address space on the VAX-11 is divided into memory space (from address 0000 0000 through 1111 1111 hexadecimal) and I/O space (from address 1111 0000 through 1111 1111 hexadecimal). Physical memory is assigned addresses starting at 0000 0000. Most I/O space is reserved for special uses.

Figure 3.1 shows the system address space distribution.




Figure 3.1 System Address Space Distribution

00+000	BRANCH TYPE REGISTER
00+004	VARIABLE CONTROL AND STATUS REGISTER
00+008	CLOCK ERROR REGISTER
00+00C	RECORD 15 INTERRUPT CONTROL REGISTER
00+010	HYPERMAGNETIC REGISTRATION REGISTER
00+014	PRINT MARK REGISTER
00+018	FORCE INTERRUPT/STOP REGISTRATION REGISTER
00+01C	PRINT SOURCE REGISTER
00+020	START/STOP COMMAND REGISTER
00+024	ADDRESS ADDRESS REGISTER
00+028	INTERRUPT CONTROL REGISTER
00+02C	WRITE STATUS REGISTER
00+030	FORCE INTERRUPT/STOP COMMAND REGISTER
00+034	NOT USED
00+038	LOCAL INTERFACE INTERRUPT CONTROL REGISTER
00+03C	NOT USED
00+040	GENERAL PURPOSE REGISTER
00+044	NOT USED
00+048	NOT USED
00+04C	RECEIVE CONSOLE DATA REGISTER
00+050	NOT USED
00+054	NOT USED

VAXI
REGISTER
LOCATED
BY SIC
(CH7)

SIC
SPECIFIC
DEVICE
REGISTER
LOCATED
BY SIC
(CH7)

Figure 3-4 DWRM A Address Space (Sheet 1 of 2)

00+720	ONLINE CONTROL AND STATUS REGISTER
00+724	VECTOR OFFSET REGISTER
00+728	PARALLEL CHANNEL ADDRESS REGISTER
00+72C	VAXI PARALLEL ADDRESS REGISTER
00+730	ACROPHONIC REGISTER
00+734	RESERVED FOR USE BY DIGITAL EQUIPMENT CORPORATION
00+738	DATA PATH CONTROL AND STATUS REGISTER
00+73C	NOT USED
00+740	RESERVED FOR USE BY DIGITAL EQUIPMENT CORPORATION
00+744	NOT USED
00+748	NOT USED
00+74C	NOT USED
00+750	RESERVED FOR USE BY DIGITAL EQUIPMENT CORPORATION
00+754	NOT USED
00+758	NOT USED
00+75C	NOT USED
00+760	RESERVED FOR USE BY DIGITAL EQUIPMENT CORPORATION
00+764	NOT USED
00+768	NOT USED
00+76C	NOT USED
00+770	RESERVED FOR USE BY DIGITAL EQUIPMENT CORPORATION
00+774	NOT USED
00+778	NOT USED
00+77C	NOT USED
00+780	RESERVED FOR USE BY DIGITAL EQUIPMENT CORPORATION
00+784	NOT USED
00+788	NOT USED
00+78C	NOT USED
00+790	RESERVED FOR USE BY DIGITAL EQUIPMENT CORPORATION
00+794	NOT USED
00+798	NOT USED
00+79C	NOT USED
00+800	RESERVED FOR USE BY DIGITAL EQUIPMENT CORPORATION
00+804	NOT USED
00+808	NOT USED
00+80C	NOT USED
00+810	RESERVED FOR USE BY DIGITAL EQUIPMENT CORPORATION
00+814	NOT USED
00+818	NOT USED
00+81C	NOT USED

ONLINE
REGISTER
LOCATED
BY SIC
(CH7)

Figure 3-4 DWRM A Address Space (Sheet 2 of 2)

3.2.2 Register Bit Characteristics

The characteristics listed in Table 3-1 can apply to individual bits, to fields, or to entire registers. In the register descriptions in the following sections, the bit characteristics are identified after the name of each bit or field.

Bits indicated as "R" on the register diagrams are not implemented. These bits are READ-ONLY functions that always return "0".

Table 3-1 Register Bit Characteristics

Register Bit Characteristics	Description
EX100	1 based following successful completion of the DWBL-A will not succeed by the completion of EX100
RD	READ-ONLY
R/W	READ-WRITE
SE	Special Case operations defined in the detailed description
STOP	1 based by a STOP command directed to the DWBL-A
WH	Write 1 to Clear
WO	WRITE-ONLY (Always reads 0)

3.2.3 VAXBI Register Registers

The VAXBI register registers are implemented in the BDK on the DWBL-A. The discussion that follows defines the specific uses of these registers by the DWBL-A. The state of each register following successful completion of the DWBL-A self-test is indicated in the discussion of that register. VAXBI register registers that are not described here, or bits that are not included in the register descriptions, are maintained in the state defined in Appendix B.

The DWBL-A, as a VAXBI unit, is required to implement a number of registers. These registers are:

- Device Type Register
- VAXBI Control and Status Register
- Data Error Register
- Error Interrupt Control Register*
- Interrupt Identification Register*

NOTE

Registers indicated with * are described here in detail.

3.2.3.1 Error Interrupt Control Register - The Error Interrupt Control Register (EICR) controls the operation of interrupts (initiated by a BDK detected bus error). The LEVEL and VECTOR fields of this register can be controlled by the operating system. These fields are zero after successful completion of the DWBL-A self-test. Figure 3-4 is an illustration of the Error Interrupt Control Register.




Figure 3-4 Error Interrupt Control Register

INTEN 24	Interrupt enable (W/C, R/W, EX100, SE)	This bit is set if a VAXBI INTR command sent by the DWBL-A is allowed.
INTV 23	Interrupt vector (W/C, R/W, EX100, SE)	This bit is set when the vector for an error interrupt has been successfully transmitted, or if a VAXBI INTR command sent by the DWBL-A has started.
INTM 21	Mask (W/C, R/W, EX100, STOP, SE)	The DWBL-A has sent the VAXBI INTR command, and it is waiting for INTM from the VAXBI.
INTCT 20	Force (R/W, EX100)	When this bit is set, the DWBL-A forces an interrupt to occur regardless of the state of the Bus Error Register (BER). The DWBL-A sets the INTCT bit when a DWBL-A error has occurred and the DWBL-A error interrupt enable (EIE) bit is set.
LEVEL 15-8	Level (R/W, EX100)	The LEVEL field determines the level at which INTR commands are transmitted under the control of this register. Bit 15 corresponds to interrupt level 4, bit 14 to level 3, bit 13 to level 2, and bit 12 to level 1. The operating system must maintain the LEVEL field.
VECTOR 7-0	Vector (R/W, EX100)	The VECTOR field contains the vector used during error interrupt sequences. It is transmitted when the DWBL-A uses a VAXBI INTR command cycle on an INTM transaction that matches the condition on the Error Interrupt Control Register. The operating system must maintain the VECTOR field.

3.2.2.2 Interrupt Destination Register - The format of the Interrupt Destination Register (db-10) is shown in Figure 3-4.




Figure 3-4. Interrupt Destination Register

INTERRUPT
DESTINATION
(C)

This field determines which VAXBI node receives INTR commands sent by the I/OBI A. Each bit in the INTERRUPT DESTINATION field corresponds to one VAXBI node. Bit 0 corresponds to node 0, bit 1 to node 1, and so on. During an HDI NT command, the device master's ID (VAXBI node number) is compared to the corresponding bit in the INTERRUPT DESTINATION field. The I/OBI A adapter's BIK responds to the HDI NT if that corresponding bit is set and if the level transmitted in the HDI NT command matches the level of an interrupt pending in the BIK.

The I/OBI A will set the bit in the INTERRUPT DESTINATION field which corresponds to the I/OBI A adapter's VAXBI node ID. The operating system must change this field to reflect the node ID of the interrupt-handler node. If an error occurs before the INTERRUPT DESTINATION field is set by the operating system, the INTAB bit in one of two registers is set. The register in which the INTAB bit is set depends on the type of interrupt: interrupt - Host Interface Interrupt Control Register (db-20) error interrupt - Error Interrupt Control Register (db-21).

3.2.3 BIK Specific Device Registers

The BIK specific device registers are implemented in the BIK in the I/OBI A. The document that defines the format and specific uses of these registers is the I/OBI A. The state of each register following successful completion of the I/OBI A will test is included in the document of that register. BIK specific device registers that are not described here, or bits that are not included in the register descriptions, are attached to the state defined in Appendix 11.

The BIK specific device registers control I/OBI A specific functions of the BIK. The BIK specific device registers are:

- IPNTR Node Register
- Local IPNTR NTM Instruction Register
- IPNTR Status Register
- Starting Address Register*
- Ending Address Register*
- BIK Control Register*
- Write Status Register
- Local IPNTR NTM Command Register
- Local Host-Interface Interrupt Control Register*
- General Purpose Register*

*BIOB

Registers marked with * are examined here in detail.

3.2.3.1 Starting Address Register - The Starting Address Register (00-03) defines the lower limit of the DWB/A adapter's window space. Figure 3-7 is the Starting Address Register format.




Figure 3-7 Starting Address Register

STARTING ADDRESS
- 0000 -

This field determines bits 29-16 of the lowest 32-bit address. The DWB/A self-test leaves in this register the lower limit of the DWB/A adapter's window space, based on the mode ID of the 926-00-0. The range is 2000 0000 to 207F 0000 (bits 17-0 must be zero).

3.2.3.2 Ending Address Register - The Ending Address Register (00-04) defines the first location after the upper limit of the DWB/A adapter's window space. Figure 3-8 is the Ending Address Register format.




Figure 3-8 Ending Address Register

ENDING ADDRESS
- 0000 -

This field defines bits 29-16 of the highest 32-bit address. The DWB/A self-test leaves in this register the upper limit + 1 of the DWB/A adapter's window space, based on the mode ID of the DWB/A. The range is 2000 0000 to 207F 0000 (bits 17-0 must be zero).

3.2.3.4 I/O Control Register - The I/O Control Register (ICR) format is shown in Figure 3-9




Figure 3-9 I/O Control Register

STOPN (11)	STOPN Enable (R/W, I/O 0-3)	When set, this enables the DWB N to respond to a STOPN signal as defined below. The DWB N asserts ICR[31:24] and the appropriate ICR[7:0] code.
DMNEN (11)	DMNEN Enable (R/W, I/O 4-7)	When set, this enables the DWB N to accept interrupt vectors from I/O 4-7. When a processor issues an DMNEN, the DWB N asserts ICR[23:16] and the appropriate ICR[7:0] code. This bit affects only the output of ICR and the ICR[7:0] code.
ICNEN (11)	ICNEN Enable (R/W, I/O 8-11)	When this bit is set, the DWB N can respond to a ICRNEN signal as defined below. The DWB N asserts ICR[15:8] and the appropriate ICR[7:0] code.

NOTE

The ICRNEN bit into the above three bits upon completion of the write cycle. All other bits in this register should be clear.

3.2.3.5 User Interface Interrupt Control Register - Figure 3-10 is the User Interface Interrupt Control Register (UIICR) format




Figure 3-10 User Interface Interrupt Control Register

EMMIB (1)	EMMIB	This field must be zero.
EXTINTEN (1)	External Vector	This bit is set by the DWB N self-test and it must remain set. It enables the DWB N to use the external vector for transfer of UNB N interrupt vectors which have the conventional vector value applied.

3.2.3.5 General Purpose Registers - The only General Purpose Register (GPR) used by the 17000 is GPR0 (bits 16). Figure 3-11 shows the format of GPR0.




Figure 3-11 General Purpose Register 0

15	ERR	This field is a copy of the ERR field of the 17000 (bits 15-10). This field contains the self-test error number of the 17000 A self-test, and if the 17000 A functions sufficiently to write to this register (see Appendix C). This field is clear if the 17000 A self-test passes.
14	M	This bit is set when the 17000 A power is ON. It is cleared by the 17000 A when 17000 A power goes down. This bit is set again subsequent to a complete test of the 17000 A self-test. (The 17000 A fails self-test if the 17000 A is not powered up.)

General Purpose Registers 1-3 are not used by the 17000 A. They are cleared by the 17000 A self-test.

3.2.4 Error & Status Registers

With the exception of the Line Path Control and Status Registers and the upper 16 17000 A Map Registers, all 17000 A internal registers are cleared by the 17000 A self-test.

3.2.4.1 Receive Command Data Register - The Receive Command Data Register (RCDR) is considered an unimplemented register by the 17000 A. The 17000 A responds with NO ACK to any access to this register. Any VNSI code that might access this register should have a way to detect this condition. Figure 3-12 shows the format of the Receive Command Data Register.




Figure 3-12 Receive Command Data Register

3.2.4.2 DWBLA Control and Status Register - The DWBLA Control and Status Register (0b-700) contains error and other operating information about the DWBLA. Figure 3-11 shows the format of the DWBLA Control and Status Register.

When an error occurs during DWBLA operation, the VAXBI is interrupted if interrupts are enabled. Error interrupts are sent to the VAXBI in two ways:

- The BIK sends an error interrupt to the VAXBI if an error occurs during a VAXBI transaction.
- The FORCE bit in the Error Interrupt Control Register (0b-08) is set by the DWBLA if an error occurs either on the DWBLA or during a UNIBLS operation, and if error interrupts are enabled.




Figure 3-11 DWBLA Control and Status Register

LRR - 11	Error (RO, IX, IX)	This bit is a logical "OR" of all error bits in the BLA CSR.
BII - 26	VAXBI Failure (WIC, IX, IX)	This bit is set if a DWBLA-initiated VAXBI transaction fails. A VAXBI failure has occurred if the DWBLA receives any of the following in response to one of its VAXBI commands: * MACK * Illegal confirmation code * Read data substitute status code See Table 1-1 for a list of BBI EVENT codes that cause the BII bit to set.

SSYN - 27	UNIBLS SSYN Timeout (WIC, IX, IX)	This bit is set when a VAXBI-to-UNIBLS command attempts access to a UNIBLS address and does not receive SSYN within 19.2 μ s after the start of SSYN.
UNL - 29	UNIBLS Interlock Error (WIC, IX, IX)	This bit is set if a UNIBLS DATIP command is not immediately followed by a DATOBI command. This happens when 00BY is dropped by a device after the DATIP command.
MMAP - 28	Invalid Map Register (WIC, IX, IX)	This bit is set if a UNIBLS Map Register (0b-000-0b-111) which has its VALID bit clear is accessed during a UNIBLS-to-VAXBI transaction.
BDDP - 21	Bad Buffered Data Path Selected (WIC, IX, IX)	This bit is set if inconsistent Buffered Data Path is or is selected.
FORCE - 16	DWBLA Error Interrupt Enable (RW, IX, IX)	If an error occurs, the DWBLA initiates an error interrupt on the VAXBI if this bit is set.
PWR - 17	UNIBLS Power Initialization (W/O)	Writing a one to this bit causes a power-up initialization on the UNIBLS.
RIGDMP - 18	Microdiagnostics Register Dump (W/O)	Writing a one to this bit causes the microcode control to dump its internal registers to the Microdiagnostics Registers (0b-700-0b-700). A READ of the Microdiagnostics Registers area can then be performed to read the values.
UNL - 19	(RO)	The UNL bit is a READ-ONLY bit that should always read one. This bit is used for error handling by the operating system; if it reads zero, an error has occurred.
INT - 07-10	Internal Error Number (RO)	This field contains the self-test error number if the DWBLA self-test fails and if the DWBLA turns on sufficiently to write to this register. This field is clear if the DWBLA self-test passes.

3.2.4.3 Vector Offset Register - The Vector Offset Register (VOR, bb. 724) contains a 5-bit field which is concatenated with the incoming UNIBUS vector to form the new VAXBI vector.

The Vector Offset Register format is shown in Figure 3-14.




Figure 3-14 Vector Offset Register

VECTOR
OFFSET
- 13:09 -

(R/W)

The five bits in this field are concatenated with the incoming UNIBUS vector (UNIBUS bits 08:02) in the range of 00E to 731 to form the new 14-bit VAXBI vector - 13:09. The VECTOR OFFSET field bits are READ-WRITE; they must be set by the operating system.

NOTE

Bits <31:14> and <08:00> must be zero.

3.2.4.4 Failed UNIBUS Address Register - When a VAXBI-to-UNIBUS transaction results in a SYN timeout, the Failed UNIBUS Address Register (FUBAR, bb. 728) holds the failed UNIBUS address sent by the VAXBI master. UNIBUS address bits 17:02 are stored in FUBAR - 15:00.

The FUBAR is written only on the first occurrence of an address failure. Subsequent failures do not modify the contents of the FUBAR until the UNSTO bit of the BUACSR is cleared.

Figure 3-15 shows the format of the Failed UNIBUS Address Register.




Figure 3-15 Failed UNIBUS Address Register

FAILED
UNIBUS
ADDRESS
- 15:00 -

(RO)

This field contains bits 17:02 of the first failed UNIBUS address. Subsequent failures are not recorded until the UNSTO bit of the BUACSR is cleared.

3.2.4.5 VAXBI Failed Address Register - The VAXBI Failed Address Register (BIFAR, bb+72C) holds the address of a failed DWBLA-initiated VAXBI transaction. The BIFAR is written on the first occurrence of a VAXBI address failure only. The BIF bit of the BIACSR is set when the BIFAR is written; subsequent failures do not modify the contents of the BIFAR until the BIF bit has been cleared.

Figure 3-16 shows the format of the VAXBI Failed Address Register.




Figure 3-16 VAXBI Failed Address Register

VAXBI
FAILED
ADDRESS
- 31:00 -

(RO)
This register contains the VAXBI address of the first DWBLA-initiated failure on the VAXBI. Subsequent failures are not recorded until the operating system clears the BIF bit in the BIACSR.

3.2.4.6 Microdiagnostic Registers - The five Microdiagnostic Registers (bb+730 - bb+740) receive the address and status information for the five Buffered Data Paths. This information is received from the microcode control when a one is written to the REGDMP bit in the BIACSR.

The Microdiagnostic Registers are READ-ONLY; a VAXBI WRITE transaction to any of these registers results in a NO ACK response from the DWBLA.

The Microdiagnostic Registers are listed in Table 3-2.

Table 3-2 Microdiagnostic Register addresses

Microdiagnostic Register for BDP	Address
1	bb+730
2	bb+734
3	bb+738
4	bb+73C
5	bb+740

The five Microdiagnostic Registers have an identical format which is shown in Figure 3-17.




Figure 3-17 Microdiagnostic Register

UNBUS ADDRESS - 31:18 -	(RO)	This field holds UNBUS address bits 17:04 of the current (started) transfer through the specific Buffered Data Path.
STRT_0 - 10 -	(RO)	When set, this bit indicates that the first transaction through the Buffered Data Path began at an aligned (start) address.
BDPBLT - 08 -	(RO)	This bit is set to indicate that the BDP buffer contains VAXBI data.
UNBUS - 07 -	(RO)	This bit is set to indicate that the BDP buffer contains UNBUS data.
RESERVED - 00 -		

3.2.4.7 Data Path Control and Status Registers - The DWBL A has six Data Path Control and Status Registers (DPCSR, 00-740 - 00-744). DPCSR0 is for the Direct Data Path, and the remaining five correspond to the five Buffered Data Paths. The addresses of the Data Path Control and Status Registers are shown in Table 3-3.

Table 3-3 Data Path Control and Status Register Addresses

DPCSR _n	Address
DPCSR0	00-740
DPCSR1	00-744
DPCSR2	00-748
DPCSR3	00-752
DPCSR4	00-756
DPCSR5	00-760

The six Data Path Control and Status Registers have an identical format, which is shown in Figure 3-18.




Figure 3-18 Data Path Control and Status Register

DPCSR - 21-31	Data Path Select (DS)	These three bits denote the data path (0 - Direct Data Path). 1-5 correspond to the five Buffered Data Paths. This field is written by the DWBL A software.
PURGE - 00	Purge (W)	When set by the operating system, the PURGE bit causes the specific BDP buffer to be purged. This is a WRITE ONLY bit.

Purging a BDP buffer has different effects, depending on the buffer's status. For DPCSR0 (the Direct Data Path Control and Status Register), the BDP buffer is not purged and no further action occurs. For the other five Data Path Control and Status Registers, writing a one to the PURGE bit has the following results:

UNIBL data in buffer	The data is written to the VAXBI and the flags are cleared, indicating that the buffer is empty.
VAXBI data in buffer	The flags are cleared to indicate that the buffer is empty.
Empty buffer	No action occurs.

3.2.4.8 Buffered Data Path Space - The reserved buffer associated with each Buffered Data Path is addressable in DWBL A I/O space (00-700 - 00-710). Although the BDP buffers are not usually accessed directly through software, they are READ ONLY and are important accessories for diagnostic purposes.

3.2.4.9 UNIBL Map Registers - The six UNIBL Map Registers (00-M0 - 00-F0) are READ/WRITE accessible to the operating system. These registers are translated by writing zero to their VALID bits or by setting the

A UNIBL Map Register translates an 18-bit UNIBL address to a 30-bit VAXBI address. The translation is illustrated in Figure 3-19.




Figure 3-19 UNIBL to VAXBI Address Translation

The UNIBL Map Register format is shown in Figure 3-20.




Figure 3-20 UNIBL Map Register

VALID (R/W, DLOCK)
- 31 -

Clearing this bit prevents a U-NIBS transfer from mapping to the VAXBI. A transaction that uses a U-NIBS Map Register with a clear VALID bit does not receive SIVN. When this happens, the DMR bit in the BI AC NR is set and an error interrupt is sent to the VAXBI if interrupts are enabled.

IOADR (R/W, DLOCK)
- 30 -

This bit designates I/O address space. When a U-NIBS device initiates a transfer to a U-NIBS Map Register with contents 11111111 (b7), the DWRB A queues the transfer. That is, the DWRB A does not wait SIVN, does not set the DMR bit in the BI AC NR, and does not raise an interrupt. (The transfer is queued if the DLOCK, VALID, IWAEN, and BYTE OFFSET bits are set and if DMSEI = 20, 40, or 7. If IOADR and VALID are set, but none of the other bits are set, the DWRB A sets DMR, raising an interrupt.)

IWAEN (R/W, DLOCK)
- 26 -

When set, this bit specifies that the maximum length of a buffered transaction is one keyboard. The buffer is purged by an interrupt. While IWAEN is set, when an attempt is made to queue the buffer, the transaction depth may be as long as one keyboard before the registers are sent to the VAXBI. This bit is ignored when used in a U-NIBS Map Register with the Direct Data Path selected.

DMR (R/W, DLOCK)
- 25 -

When this bit is set, the U-NIBS address is translated in a 1-bit increment by one.

DATA PATH (R/W, DLOCK)
- 24 -

This 1-bit field designates which of the data paths is used. A 0 in this field indicates the Direct Data Path; a 1 through 4 corresponds to the four Buffered Data Paths.

DMR (R/W, DLOCK)
- 23 -

A 0 in this bit field causes the DWRB A to queue the B1MOPP bit in the BI AC NR. The DWRB A then sends an error interrupt to the VAXBI if interrupts are enabled.

DMR (R/W, DLOCK)
- 22 -

This 1-bit address field is concatenated with U-NIBS address bits -25- to form a 26-bit physical address on the VAXBI.

3.3 INITIALIZATION

3.3.1 DWRB A Hardware Initialization
Upon successful completion of the self-test, all DWRB A internal registers and Buffered Data Path flags are cleared, with the exception of the Data Path Control and Status Registers and the upper 16 U-NIBS Map Registers.

3.3.2 U-NIBS Initialization
The U-NIBS can be initialized in several ways:

1. The DWRB A monitors the U-NIBS AC 10 signal. When this signal is asserted, the DWRB A unqueues the U-NIBS that use the DWRB A, clears the I-BP P bit in CPRO, and, if interrupts are enabled, raises an error interrupt. When U-NIBS AC 10 is deasserted and U-NIBS initialization is complete, another interrupt is sent if interrupts are enabled.
2. The DWRB A monitors the U-NIBS that use the DWRB A. A processor sets the I-PF bit in the BI AC NR. Two interrupts are raised if interrupts are enabled.
3. The DWRB A asserts U-NIBS AC 10 whenever BI AC 101 is asserted, therefore, a brown-out or black-out that affects the VAXBI causes the U-NIBS to be initialized.
4. The DWRB A asserts U-NIBS AC 10 when a processor sets the SIV bit in the BI AC NR. This mechanism for initializing the DWRB A also monitors the U-NIBS.

The state diagram for U-NIBS initialization (Figure 3-2) applies to all of the cases above.

During U-NIBS initialization, which takes at least 40 ms, the I-BP P bit in CPRO (100-101) is cleared by the DWRB A, indicating that U-NIBS power is down. The DWRB A sends an error interrupt to the VAXBI if interrupts are enabled.

During U-NIBS initialization, the DWRB A internal registers are not accessible. The DWRB A sends an AC 10 response to all WRITE commands from the VAXBI and ignores the data. All READ commands are accepted and send data. The DRK registers may be accessed, and their responses normally to all VAXBI transactions. Once power is restored on the U-NIBS, I-BP P is set in CPRO and the VAXBI is interrupted if interrupts are enabled.

3.4 PROGRAMMING CONSIDERATIONS

3.4.1 U-NIBS Map Registers
The DWRB A register set includes 112 U-NIBS Map Registers. When its VALID bit is set, a U-NIBS Map Register occupies one 32-bit page of U-NIBS address space to a page of VAXBI space.

The user must ensure that VALID pages do not correspond to CNR addresses of devices on the U-NIBS. To do this, leave the contents of the upper 16 U-NIBS Map Registers unchanged after DWRB A initialization.

The upper 16 U-NIBS Map Registers are initialized to 11111111. If hardware is placed on the U-NIBS for special applications, the U-NIBS Map Registers which correspond to that hardware should be initialized to 11111111. This is the responsibility of the application developer. The DWRB A queues any transaction involving a U-NIBS Map Register that contains 11111111.

The lower 96 U-NIBS Map Registers are initialized to zero (also known as unaligned - that is, their I-BP (0) bits are cleared) by the DWRB A on receipt of B1MOPP.




Figure 3-21 UNIBUS Initialization State Diagram

When a UNIBUS device initiates a transfer that corresponds to one of the upper 16 UNIBUS Map Registers, the I/O BR A ignores the transfer and expects the UNIBUS device to respond. If a UNIBUS initiated transfer occurs a UNIBUS Map Register with the VAXBI I/O BR A I/O BR A and I/O BR A CR15-1 bits asserted and I/O BR A I/O BR A equal to 0, the I/O BR A ignores the corresponding UNIBUS transfer.

3.4.1.1 **Unique Allocation** - One or more UNIBUS Map Registers must be allocated for each transfer. When more than one is allocated, the UNIBUS Map Registers must be contiguous in UNIBUS space since sequential transfers are contiguous in UNIBUS space. This means that the set of UNIBUS Map Registers is contiguous in VAXBI memory space. The contents of the UNIBUS Map Registers do not change from a contiguous area of VAXBI memory space.

3.4.1.2 **Mapping to VAXBI I/O Space** - UNIBUS Map Registers can be used to map to VAXBI I/O space, although no system for doing so is known and made available.

A UNIBUS device cannot modify the UNIBUS Map Registers of the I/O BR A unless it is connected. An attempt to modify a UNIBUS Map Register results in the UNIBUS device never receiving any data address, the I/O BR A may hang.

3.4.1.3 **BYTE OFFSET BR** - If the BYTE OFFSET BR in the UNIBUS Map Register is set and if the transfer uses n UNIBUS Map Registers, then the BYTE OFFSET BR should be set for all registers and the n -th register should be allocated and unaligned. If the n -th register is VAXBI when a UNIBUS device issues a DATO with a UNIBUS address corresponding to the last word of the n th page, then one VAXBI BYTE contains the last byte of the n th page, and the other contains the first byte of the $n+1$ th page.

If the BYTE OFFSET BR is not set, it is not necessary to allocate the n -th UNIBUS Map Register since the I/O BR A does not protect data from VAXBI memory space.

3.4.2 **UNIBUS Power Down**
When UNIBUS power goes down, the UNIBUS requires a minimum of 200 ns to complete its power down power up sequence. During this sequence, the I/O BR A cannot respond normally to VAXBI transactions. Any attempted access to memory space or to cache space except the first 256 bytes, which are in BR A space, results in a DATO with I/O BR A equal to 0. For WRITE commands, the I/O BR A ignores the data, the I/O BR A returns zero data. Further, the I/O BR A cannot do any other VAXBI adapted control work.

3.4.3 **Use of Buffered Data Paths**
VAXBI memory may be corrupted if a UNIBUS device issues sequential DATO transactions through a BRP. In particular, a DATO with UNIBUS address 0^n followed by a DATO with UNIBUS address $0^n + 1$ causes the entire address in the BRP to be written to VAXBI memory space. A DATO with UNIBUS address 0^n followed by a DATO with UNIBUS address $0^n + 1$ has the same effect. This conforms to the standard restriction on UNIBUS devices which use BRPs (sequential transfers only) and causes the programming restrictions described in the next two paragraphs.

UNIBUS Map Registers associated with BRPs must not be double-allocated. A set of UNIBUS Map Registers may be allocated to only one transfer. Concurrently allocating a set of UNIBUS Map Registers to two transfers may cause VAXBI memory space to be corrupted.

A BRP must be purged (by writing one to the PURG bit in the corresponding I/O BR A) before the UNIBUS Map Registers allocated in a transfer may be allocated to another transfer, and before the contents of the UNIBUS Map Registers may be changed.

After a L NIBB S power outage occurs and power is restored, all of the BDPs must be purged using the PR RST bit on the DPC SPs.

During a L NIBB S (master) DATA over a Buffered Data Path transaction, the DPCBA issues SHV N before determining if the corresponding L NIBB S transaction is required. That is, the DPCBA issues SHV N before determining if the buffer is full. This means that if an error occurs during the V AXBI transfer, the DPCBA S cannot report that error to the L NIBB S device. If the transaction is a DATA, the DPCBA S completes the corresponding V AXBI transfer before it issues SHV N to the L NIBB S device.

3.4.6 V AXBI Access to the DPCBA S Internal Registers

All BPC I transactions to the DPCBA S internal registers are treated as RE AD commands and do not set the master bit on the DPCBA S. All L W M I and W M I transactions to DPCBA S registers are treated as WRITE transactions, and the master bit is ignored by the DPCBA S.

The DPCBA S responds with NO ACK to all accesses to the internal register locations in the DPCBA S internal register space. A WRITE (or W M I or W M I) transaction to the READ-ONLY registers of the DPCBA S also results in a NO ACK response.

3.4.6 Data Length

The DPCBA S responds with a V AXBI transaction with a data length of keyword, Keyword, Keyword, and RE ST RST D data length transactions result in a NO ACK response.

3.4.6 WRITE/ W M I Commands

When an BPC I transaction is issued to a DPCBA S address space, the DPCBA S first performs a DATA transaction to the L NIBB S using the address supplied with the BPC I command. The DPCBA S then sets its master bit. Once master bit is set, the DPCBA S responds with RE ST to all transactions issued to DPCBA S address space or mode space (except BPC I space) until a L W M I transaction is received. The DPCBA S ignores the address supplied with the L W M I command. The DPCBA S assumes that the L W M I is addressed to the same word as the BPC I command and performs the DATA to that word address, taking care to ensure the master bit supplied with the L W M I data.

3.4.7 L NIBB S DATP

When a L NIBB S device issues a DATP, the DPCBA S responds with RE TR to any V AXBI transaction issued to DPCBA S address space or mode space (except BPC I space) until a DATPBI is sent by the L NIBB S master device.

3.4.8 Using L NIBB S

If a L NIBB S device hangs the L NIBB S (for example, by not deasserting M S) to the DPCBA S will RE TR any V AXBI transaction issued to DPCBA S address space or mode space (except BPC I space).

3.4.9 V AXBI Bus Error

If the DPCBA S encounters an error on the V AXBI during a DPCBA S-issued transaction, it sets the BPC I bit on the RE ACK. The DPCBA S also clears the master bit and the internal BPC I flag, thereby indicating that the buffer is empty for the current BPC I. If the error occurs during a W M I transaction, no indication exists of the data path for which the V AXBI transaction failed. The DPCBA S may withhold SHV N responses or SHV N transfer to the L NIBB S device that initiated the transfer.

3.4.10 L NIBB S Device

The DPCBA S allows three L NIBB S devices that perform data transfers (instead of sending vectors) during the INTR cycle to be attached to the L NIBB S. These devices, however, cannot a pause release every time they assert the BPC I flag to perform a DMA transfer.

3.4.11 Access to Nonresident Registers

The DPCBA S responds with NO ACK to any V AXBI command with an address in unaccessed DPCBA S register space. It also responds with NO ACK to WRITE (W M I, W M I, W M I) commands to READ-ONLY registers.

RE AD transactions to unimplemented BPC I registers read zero data. WRITE (W M I, W M I, W M I) commands to these registers receive an ACK response, but the data is dropped.

CHAPTER 4

**CHAPTER 4
FUNCTIONAL DESCRIPTION**

4.1 INTRODUCTION

The functional description of the LAMM A is presented in two parts. In the first part, the components and the block diagrams are described. The second part explains the way in which the LAMM A operates between the test lanes.

4.2 BLOCK DIAGRAM

Figure 4-1 is the LAMM A block diagram. Table 4-1 contains the functional descriptions of the blocks in Figure 4-1.




Figure 4-1 LAMM A Block Diagram

4.1.5.4.1.1 Error Handling

The DWB 4 acts as a translator between the VAXBI and the LSI 16. It interprets commands received from the LSI 16 and issues commands that the LSI 16 can understand and it generates commands and responses that control the operation of these commands. These responses to commands, errors, and responses are called DWB 4 transactions. In the section on typical transactions handled by the DWB 4 are explained in detail.

DWB 4 transactions are divided into three categories:

- VAXBI-to-DWB 4
- VAXBI-to-LSI 16
- LSI 16-to-DWB 4

4.1.5.4.1.2 VAXBI-to-DWB 4 Transactions

4.1.5.4.1.2.1 DWB 4 Responses to VAXBI-to-DWB 4 Transactions - The VAXBI sends READ and WRITE commands to the DWB 4. The purpose of these commands is to read data from or to write data to the DWB 4 registers or control registers. The VAXBI code that initiates the transaction is the VAXBI command and the LSI 16 is the VAXBI data on all VAXBI-to-DWB 4 transactions.

Table 4-2 DWB 4 Responses to VAXBI-to-DWB 4 Transactions

VAXBI-to-DWB 4 Transaction	DWB 4 Response
READ of DWB 4 control register	: STALL : Register data such read data write code : ACK
READ of unused DWB 4 register space	: NO ACK
WRITE to DWB 4 control register	: STALL : ACK if no parity error on the VAXBI* : Register updated
WRITE to unused DWB 4 register space or REGISTERED register	: NO ACK

* If a parity error occurs, the register is not updated.

4.1.5.4.1.3 VAXBI-to-DWB 4 Commands

Table 4-3 VAXBI-to-DWB 4 Commands

VAXBI Command	DWB 4 Response	Possible Errors	See Note
READ	ACK-RETRY	None	1
READ	ACK-RETRY	None	1.2
READ	ACK-RETRY	None	1
WRITE	ACK-RETRY	Parity Error	1.3
WRITE	ACK-RETRY	Parity Error	1.4
WRITE	ACK-RETRY	Parity Error	1.5

NOTES FOR TABLE 4-3

- (1) Truncated length only
- (1.2) READ commands are accepted, but they are treated as READ commands. The DWB 4 does not check.
- (1.3) WRITE commands are accepted, but they are treated as WRITE commands. The DWB 4 does not check. The mask bits are ignored.
- (1.4) WRITE commands are accepted, but they are treated as WRITE commands. The mask bits are ignored, and the full length of data is assumed to be valid.
- (1.5) If a parity error occurs on the VAXBI, the DWB 4 ignores the transaction.

4.1.1.3 Example: VAXBI WRITE to a UNIBUS Map Register - The VAXBI-to-DWBI A transaction used as an example in this section is a VAXBI WRITE to a UNIBUS Map Register. The purpose of this transaction is for the operating system to set up a UNIBUS Map Register for a future UNIBUS-to-VAXBI transaction. A UNIBUS Map Register corresponds to a block of addresses on the UNIBUS. In a future direct memory access (DMA) transaction (not shown), the one following this transaction, data will be transferred between this block of UNIBUS addresses and a VAXBI address.

Figure 4-2 is a flow diagram of the VAXBI WRITE to a UNIBUS Map Register transaction. The numbered paragraphs that follow refer to the corresponding numbers in Figure 4-2.




Figure 4-2 VAXBI WRITE to a UNIBUS Map Register Flow Diagram

- ① The VAXBI command, address, and data are received by the DWBI A. The slave port control determines that the transaction is for the DWBI A. The VAXBI address is latched in the VAXBI address latch, and the VAXBI data is latched in the VAXBI data and address transceivers. The VAXBI address is the address of the UNIBUS Map Register that will be written. The VAXBI data will be written into the UNIBUS Map Register.

The initial DWBI A response to the VAXBI is NSTALL.

- ② The DWBI A checks for a parity error on the VAXBI. If either the data or the command/address has a parity error, the transaction is immediately terminated.
- ③ The DWBI A responds to the VAXBI with ACK. The VAXBI interprets the transaction as complete.
- ④ The DWBI A checks for a parity error on the VAXBI. The DWBI A terminates the transaction immediately if the data received in the VAXBI cycle in which ACK was sent has a parity error. The DWBI A issues an error or interrupt to the VAXBI if errors are enabled.
- ⑤ The data in the VAXBI data and address transceivers is put onto the BDP bus. The VAXBI address is translated into an internal RAM address, specifically to the address of the UNIBUS Map Register to be written.
- ⑥ The data on the BDP bus is written to the UNIBUS Map Register in the internal RAM. The transaction is complete.

4.1.2 VAXBI-to-UNIBUS Transactions

4.1.2.1 DWBI A Response to VAXBI-to-UNIBUS Transactions - In a VAXBI-to-UNIBUS transaction, the VAXBI master sends to the DWBI A a command that requests the DWBI A to read from or to write to a UNIBUS device.

Table 4-4 Bus Masters and Slaves for VAXBI-to-UNIBUS Transactions

Bus	Master	Slave
VAXBI	Node initiating transaction	DWBI A
UNIBUS	DWBI A	UNIBUS device

The DWBI A monitors the UNIBUS BUSY signal before it attempts to perform the DATA/CONTROL transaction on the UNIBUS. If BUSY is asserted, the DWBI A asserts BUSY and gains UNIBUS mastership. If the DWBI A does not gain UNIBUS mastership within 51 μ s, UNIBUS timeout occurs.

Table 4-5 details the DWBI A responses to three types of VAXBI commands that require DWBI A interaction with devices on the UNIBUS: READ, WRITE (WML, WCL) and IRCL/LWMCI.

Table 4-5 DWBI A Responses to VAXBI-to-UNIBUS Transactions

VAXBI-to-UNIBUS Transaction	DWBI A Response
READ	<p>Initial response: STALL</p> <p>Initiates UNIBUS DATI command</p> <p>Continues STALL responses to VAXBI until</p> <ul style="list-style-type: none"> SSYN received from UNIBUS slave, or SSYN timeout occurs (1) <p>Sends to VAXBI</p> <ul style="list-style-type: none"> Data from UNIBUS Read data status code (2) ACK
WRITE (WML, WCL)	<p>Initial response: STALL</p> <p>Checks for parity error on the VAXBI (3)</p> <p>Sends ACK to VAXBI</p> <p>Initiates UNIBUS DATOBI command (4)</p> <p>Waits for SSYN from UNIBUS device or for SSYN timeout (5)</p>
IRCL/LWMCI	<p>Initial response: STALL</p> <p>Initiates UNIBUS DATIP command</p> <p>Continues STALL responses to VAXBI until</p> <ul style="list-style-type: none"> SSYN received from UNIBUS slave, or SSYN timeout occurs (1) <p>Sends to VAXBI</p> <ul style="list-style-type: none"> Data from UNIBUS Read data status code (2) ACK <p>Sets interlock (6)</p>
IRCL	<p>Initial response: STALL</p> <p>Checks for parity error on the VAXBI (3)</p> <p>Sends ACK to VAXBI</p> <p>Releases interlock</p> <p>Initiates UNIBUS DATOBI command (4,9)</p>
LWMCI (7)	<p>Initial response: STALL</p> <p>Checks for parity error on the VAXBI (3)</p> <p>Sends ACK to VAXBI</p> <p>Releases interlock</p> <p>Initiates UNIBUS DATOBI command (4,9)</p>

NOTE

When the DWBI A is busy, it sends RETRY to the VAXBI. It does this when:

- VAXBI attempts access of UNIBUS address space while the DWBI A is processing a UNIBUS transaction, or
- Current transaction requires DWBI A mastership of the VAXBI.

NOTES FOR TABLE 4-5:

- (1) The DWBI A does the following in response to a SSYN timeout during a READ transaction:
 - a. Sends zero data with read data substitute status code to the VAXBI
 - b. Sends an ACK response to the VAXBI
 - c. Sets the UNSTO bit in the BI/ACMR
 - d. Issues an error interrupt to the VAXBI (if interrupts are enabled)
- (2) If the UNIBUS PB (parity hand) line is asserted, the DWBI A sends zero data with a read data substitute status code to the VAXBI
- (3) If a parity error has occurred on the VAXBI, the DWBI A terminates the transaction
- (4) The DWBI A issues a DATO or a DATOBI depending on the mask bits
- (5) The DWBI A does the following in response to a SSYN timeout during the UNIBUS portion of a WRITE transaction:
 - a. Sets the UNSTO bit in the BI/ACMR
 - b. Issues an error interrupt to the VAXBI if interrupts are enabled
- (6) After the DWBI A sets its interlock, it sends a RETRY response to all VAXBI commands except LWMCI
- (7) The DWBI A may receive a LWMCI command without having received a preceding IRCL command. When this happens, the DWBI A processes the LWMCI command as a WML command
- (8) If the VAXBI command address or data has a parity error, the corresponding UNIBUS DATOBI command is not issued and the DWBI A adapter's interlock is not released, hanging the DWBI A
- (9) The DWBI A assumes that the LWMCI is targeted for the same address as the IRCL, so it ignores the incoming address

4.2.2 VAXBI-to-UNIBUS Commands

Table 4-6 VAXBI-to-UNIBUS Commands

VAXBI COMMAND		UNIBUS Command Translation	DWBI A Response to VAXBI	Possible Errors	See Note
0000	Reserved	None	NO ACK	None	1
0001	READ	DATA	ACK/RETRY	USSTO	2,12
0010	IRCI	DATIP	ACK/RETRY	USSTO	3,12
0011	RCI	DATA	ACK/RETRY	USSTO	4,12
0100	WRITE	DATO	ACK/RETRY	USSTO VAXBI PE	5 12,13
0101	WCI	DATO	ACK/RETRY	USSTO VAXBI PE	6 12,13
0110	IWMCI	DATCBI	ACK/RETRY	USSTO VAXBI PE	7 12,13
0111	WMCI	DATCBI	ACK/RETRY	USSTO VAXBI PE	7 12,13
1000	INTR	None	NO ACK	None	8
1001	IBXST	None	ACK/RETRY	SACK	9,14
1010	Reserved	None	NO ACK	None	1
1011	Reserved	None	NO ACK	None	1
1100	STOP	NO MIFTS	ACK	None	10
1101	INVAL	None	NO ACK	None	11
1110	IBXST	None	NO ACK	None	11
1111	IPINTR	None	NO ACK	None	11

NOTES FOR TABLE 4-6

- (1) These codes are reserved by Digital Equipment Corporation for future expansion. The DWBI A responds to the codes with NO ACK.
- (2) All VAXBI READs of UNIBUS space are limited to keyword length only. VAXBI address bit A(0) determines which word is read from the UNIBUS.
- (3) IRCI, WMC I commands operate as UNIBUS DATIP, DATO, and DATCBI sequences. The DWBI A is interlocked by the IRC I command; the WMC I command releases the interlock. All other READ and WRITE commands directed to the DWBI A receive RE TRY responses while the DWBI A is interlocked. Due to UNIBUS constraints, the address supplied with a WMC I command must be the same as for the IRC I command. Hence, the DWBI A uses the address in the IRC I command while verifying the WMC I command, overriding the address supplied with the latter command.
- (4) A VAXBI RCI command is treated as a READ command.
- (5) VAXBI and UNIBUS WRITEs are limited to keyword length only. VAXBI address bit A(0) determines which word is written.
- (6) A VAXBI WCI command is treated as a WRITE command.
- (7) Data length is keyword length only. VAXBI address bit A(0) determines which word is written. If either in the two mask bits is not set on the selected word, the DWBI A will respond to the command with ACK. This may corrupt the UNIBUS data; it may cause a SYN timeout. Mask information for the word not selected by VAXBI bit A(0) is ignored by the DWBI A.
- (8) Since interrupts are only permitted in the UNIBUS to VAXBI direction, the DWBI A responds to all INTR commands with NO ACK.
- (9) The DWBI A responds to IBXST commands with a programmable interrupt vector if present at an appropriate level. If there is no loaded vector, the DWBI A will fetch an interrupt vector from the UNIBUS device by issuing a RCI at the corresponding level of the IBXST command.
- (10) The STOP command resets all pending interrupts and DMA requests from the UNIBUS. The DWBI A does not copy the contents of any register implemented in the user CSRC space. The DWBI A responds to all subsequent VAXBI commands, but does not attempt to gain mastery of the VAXBI. This effect of the STOP command is reset only by RUIRTO.
- (11) INVAL, IBXST, and IPINTR are ignored by the DWBI A. The DWBI A responds to these codes with NO ACK.
- (12) USSTO - The corresponding UNIBUS transaction has resulted in a SYN timeout. (The DWBI A did not receive SYN within 19.2 μ s after asserting MSYN.) The USSTO bit in the BUACSR is set, and an error interrupt is sent to the VAXBI (if interrupts are enabled).
- (13) VAXBI PE - Parity error on the VAXBI. The DWBI A ignores the transaction.
- (14) SACK - SACK is not asserted by the interrupting UNIBUS device. The DWBI A sends zero data for the sector.

4.3.2.3 Example: VAXBI READ of UNIBUS Data - The VAXBI-to-UNIBUS transaction used as an example in this section is a VAXBI READ of UNIBUS data. In this transaction, the VAXBI master reads data from a device on the UNIBUS.

Figure 4-3 is a flow diagram of the VAXBI READ of a UNIBUS data transaction. The numbered paragraphs that follow refer to the corresponding numbers in Figure 4-3.




Figure 4-3 VAXBI READ of UNIBUS Data Flow Diagram

① The VAXBI command and address are received by the DWBI A. The slave port control determines that the transaction is for the DWBI A. The DWBI A response to the VAXBI is STAFF.

The VAXBI address is latched in the VAXBI address latch.

The DWBI A monitors the BBSY signal on the UNIBUS. If it is asserted, the DWBI A waits until it is deasserted. Since the DWBI A is the UNIBUS arbitrator, it has the highest priority on the UNIBUS. When BBSY is deasserted by the present UNIBUS master, the DWBI A asserts BBSY and gains bus mastership.

The DWBI A issues a DATA command. The address in the VAXBI address latch is sent over the BIAD bus to the UNIBUS address transceivers. Address and control bits are sent out on the UNIBUS.

The DWBI A asserts MSYN. The slave device puts the data onto the UNIBUS D lines.

- ② The DWBI A monitors SSYN and waits for it to be asserted.
- ③ If SSYN is not asserted within 100 ns from assertion of MSYN, a SSYN timeout occurs.
- ④ SSYN timeout causes the DWBI A to send zero data and RDS to the VAXBI, set the USSTO bit of the BIACSR, and issue an error interrupt to the VAXBI if interrupts are enabled. The transaction is terminated.
- ⑤ The UNIBUS slave sends the data and SSYN to the DWBI A. Data is received at the UNIBUS data transceivers.
- ⑥ Parity for the data is checked.
- ⑦ If the data has a parity error, zero data and a read data substitute (RDS) status code are sent to the VAXBI. The RDS status code warns the VAXBI that the data contains an uncorrectable error. The transaction is terminated.
- ⑧ If parity is good, the UNIBUS data is sent over the BIAD bus to the VAXBI data transceivers. From there it is sent over the BIU bus to the BIU, and out to the VAXBI. A read data status code is sent to the VAXBI, indicating that the data is error free.
- ⑨ When all of the data has been sent to the VAXBI, the DWBI A sends three ACKs to the VAXBI, indicating that the transaction is complete.

4-12-01/16

4.3.1 UNIBUS-to-VAXBI Transactions

4.3.1.1 DWBI-A Responses to UNIBUS-to-VAXBI Transactions - In a UNIBUS-to-VAXBI transaction, the UNIBUS master sends a command to the DWBI-A that requires the DWBI-A to read from or to write to a VAXBI node.

Table 4-7 Bus Master and Slave for UNIBUS-to-VAXBI Transactions

Bus	Master	Slave
UNIBUS	Device initiating transaction	DWBI-A
VAXBI	DWBI-A	VAXBI node

The DWBI-A responds to three UNIBUS commands that require DWBI-A interaction with other VAXBI nodes: DATI, DATIRB, and DATIP, DATIRB. These responses are listed in Table 4-8. The DWBI-A responses to UNIBUS commands are independent of the data path used.

Table 4-8 DWBI-A Responses to UNIBUS-to-VAXBI Transactions

UNIBUS-to-VAXBI Transaction	DWBI-A Response
DATI (1)	Data (2) SYN (1)
DATIRB (4)	SYN (1) Data to VAXBI (4)
DATIP, DATIRB (7)	
DATIP (8)	{ Data (7) SYN (1)
DATIRB (9)	{ SYN (1) Data to VAXBI (8)

NOTE

If the DWBI-A is processing a VAXBI transaction when the UNIBUS request is received, the DWBI-A withholds the bus grant until the VAXBI transaction has completed.

NOTES FOR TABLE 4-8

- (1) A DATI command from a UNIBUS device reads data from the DWBI-A.
- (2) If a VAXBI error occurs while the DWBI-A is fetching the data from the VAXBI, SYN is withheld. If it is withheld, a SYN timeout results. The DWBI-A sets the HLE bit of the BR ACNK and the BRK issues an error interrupt on the VAXBI if interrupts are enabled.
- (3) The DWBI-A issues SYN in response to a DATI command only when the VAXBI slave responds to the VAXBI portion of the transaction with ACK. Any other response from the VAXBI slave results in the DWBI-A withholding SYN.
- (4) When the DWBI-A processes a DATIRB command to access data from a UNIBUS device.
- (5) The DWBI-A issues SYN before it completes the corresponding VAXBI transaction.
- (6) If an error occurs while the DWBI-A is writing the data to the VAXBI node, the DWBI-A sets the HLE bit of the BR ACNK and the BRK issues an error interrupt on the VAXBI if errors are enabled. SYN may be withheld from the UNIBUS device, withholding SYN results in a SYN timeout.
- (7) The DATIP, DATIRB command sequence may be performed only through the DWBI-A adapted Direct Data Path. An attempt to perform this sequence through the Indirect Data Path results in a SYN timeout. The BYTE COUNT bit in the UNIBUS Map Register and responses to the Direct Data Path is ignored and treated as if it is clear if the bus grant is obtained as if the bus is clear.
- (8) A SYN timeout occurs if a DATIP through the Direct Data Path results in a SYN from the VAXBI.
- (9) UNIBUS protocol requires that a DATIP be followed immediately by a DATIRB command. HLEV and the address bus grant are deasserted between the two commands. Any deassertion from the bus causes the DWBI-A to set the HLE bit of the BR ACNK. If a DATIRB is received from a VAXBI failure occurs during the UNIBUS that is generated, then the HLE bit of the BR ACNK is set. Each of these errors causes an error interrupt on the VAXBI if interrupts are enabled.

4.3.2 UNIB S-to-VAXBI Commands Through the Direct Data Path

NOTE:

A complete description of data path operation can be found in Appendix 1.

Table 4-9 UNIB S-to-VAXBI Commands Through the Direct Data Path

UNIB S Command	UNIB S Address (bits)	Command to VAXBI	Transfer Length	Possible Errors	See Note
BYTE OFFSET BIT = 0					
DATI	ANY	READ	LONGWORD	A, B	4
DATP	ANY	RCI	LONGWORD	A, B, C	14
DATO	ANY	WAKI or LWAKI	LONGWORD	A, B	14
DATD	ANY	WAKI or LWAKI	LONGWORD	A, B	4
BYTE OFFSET BIT = 1					
DATI	ANY	READ	LONGWORD	A, B	14
DATP	ANY	N/A	N/A	N/A	2
DATO	ANY	WAKI	LONGWORD	A, B	14
DATD	ANY	WAKI	LONGWORD	A, B	4

NOTES FOR TABLE 4-9:

- (1) A DATP command is valid only through the Direct Data Path. If a DATP is attempted through a Buffered Data Path or through the Direct Data Path with the BYTE OFFSET bit set, the UNIB S command is ignored and the DDBBI A does not send NYSN. This causes an NYSN timeout. During this time, all VAXBI transactions to the DDBBI A receive a RFI (RV response) with the UNIB S device register (RBI).
- (2) If a DATP command is not followed by a DDBBI A within the 4.11 timer of the BI AC SR and forces an error interrupt (if interrupts are enabled).
- (3) A UNIB S DATD through the Direct Data Path translates to a longword WAKI transaction with the mask bit set for each valid data byte.
- (4) The DDBBI A performs two longword transactions on the VAXBI line of a word length transfer through the Direct Data Path if both the BYTE OFFSET bit and UNIB S address bit A-1 are set.
- (5) Possible Errors:
 - (A) **PI** - The VAXBI transaction has returned an error code that the DDBBI A recognizes as an error code (PI0, RIRK, RIRK, N, RAK, R, RMD, RPN, or STC). The BEI bit is set in the BI AC SR and an error interrupt is sent to the VAXBI if interrupts are enabled. The DDBBI A may transmit NYSN, resulting in an NYSN timeout to the UNIB S device that initiated the transfer.
 - (B) **IVR** - The VALID bit is not set in the UNIB S Map Register for the incoming UNIB S address. The IVR bit is set in the BI AC SR and an error interrupt is sent to the VAXBI if interrupts are enabled.
 - (C) **UI** - The UNIB S master deasserted RBI after the DATP, preventing the completion of DATD. The UI bit is set in the BI AC SR and an error interrupt is sent to the VAXBI if interrupts are enabled.

4.2.3.3 Example: DATUBI Using the Direct Data Path - In this transaction the UNIBUS master sends data to a VAXBI node. The data is not temporarily stored in a BDP buffer, as it is during a Buffered Data Path transaction, instead, it goes directly to the VAXBI.

Figure 4-4 is a flow diagram of the DATUBI using the Direct Data Path transaction. The numbered paragraphs that follow refer to the corresponding numbers in Figure 4-4.




Figure 4-4 DATUBI Using the Direct Data Path Flow Diagram

- ① The UNIBUS master sends the address, control bits, and data to the DVA BI A, and it then issues SYN. The DVA BI A decodes the control bits and determines that the command is a DATUBI.
- ② The DVA BI A requests the VAXBI and starts a VMO: LW (write word with cache intent, longword) transaction. This is the VAXBI transaction that corresponds to a UNIBUS DATA. The mask bits are determined by the command (DATA or DATUBI). The UNIBUS address is longword aligned.
- ③ The UNIBUS data is latched in the UNIBUS data transmitters.
- ④ The data goes from the UNIBUS data transmitters to the BDP bus, through the VAXBI data transmitters, and to the VAXBI.
- ⑤ The VAXBI data sends ACK to the DVA BI A, indicating that it has received the data. After ACK is received, the BDP sends the DVA BI A a master transaction complete signal.
- ⑥ If ACK is not received, the DVA BI A looks for an error.
- ⑦ If an error is received, the BDP bit in the BR: MSR is set and the transaction is terminated. SYN may not be issued, resulting in an SYN timeout.
- ⑧ The DVA BI A issues SYN, completing the UNIBUS transaction.
- ⑨ The DVA BI A issues SYN. When it is detected, the VAXBI transaction is complete.

4.1.3.3 Example: BMSPP 2 step a Buffered Data Path - In this transaction the I 2000 2 master sends data to a V 2000 node. Each I 2000 2 master has its own V 2000 2 master. The BMSPP master can hold multiple copies of these transactions and respond in order to the requests of the BMSPP master. The master 2 system is a V 2000 node.

Figure 4-7 is a flow diagram of the BMSPP using a Buffered Data Path transaction. The numbered concepts that define refer to the corresponding numbers in Figure 4-1.




Figure 4-7 BMSPP Using a Buffered Data Path Flow Diagram

- 1 The I 2000 2 master sends address, control bits, and data to the I 2000 2 A and then sends BMSPP.
- 2 The master sends the I 2000 2 data to the I 2000 2 data path.
- 3 The I 2000 2 A checks the Data Path 2 control and master flagmaster is checked.
- 4 If the I 2000 2 A is not busy, the I 2000 2 address goes over the DAD bus to the address processor where it is stored.
- 5 The I 2000 2 A sends the I 2000 2 data to the I 2000 2 master.
- 6 If the I 2000 2 A is not busy, the I 2000 2 A sends data to the I 2000 2 master. The I 2000 2 A determines if the present data is part of the data returned to the data already in the BMSPP buffer. For information of the present data is part of the same returned data, it is not the address stored in the address processor and compared with the BMSPP 2 address.
- 7 If the complete address is not in the selected BMSPP buffer, the data in the BMSPP buffer is shifted to the I 2000 2 master with an expansion of the data returned to the I 2000 2 master. The I 2000 2 master then the existing data is not overwritten and lost.
- 8 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 9 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 10 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 11 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 12 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 13 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 14 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 15 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 16 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 17 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 18 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 19 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 20 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 21 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 22 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 23 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 24 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 25 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 26 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 27 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 28 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 29 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.
- 30 The I 2000 2 master sends the I 2000 2 master to the I 2000 2 master.

4.3.3.3 Example: DATT Using a Buffered Data Path - In a transaction the I-NIBB is used to receive data from a VAXBI node. The VAXBI node receives external data on a BHP buffer. The buffer is used by the I-NIBB to deliver data bytes at a rate, no greater than 1000 bytes, to read the same buffer.

Figure 4-6 is a flow diagram of the DATT using a buffered data path transaction. The numbered paragraphs that follow refer to the corresponding numbers in Figure 4-6.




Figure 4-6 DATT Using a Buffered Data Path Flow Diagram

- 1 The I-NIBB A checks the BHPB I bit in the Data Path Control and Status Register.
- 2 If the BHPB I bit is clear, the BHP buffer does not contain VAXBI data. The I-NIBB I bit is tested.
- 3 If the I-NIBB I bit is set, the BHP buffer contains I-NIBB's data. The buffer contents are compared.
- 4 The I-NIBB's address is stored in the address processor.
- 5 The I-NIBB's address is translated into a VAXBI address. A VAXBI READ is initiated and an allowed amount of data is returned to the VAXBI state. The data goes into the BHP buffer.
- 6 The I-NIBB A waits for the VAXBI state mode to come to 000.
- 7 If A/C is not received, the I-NIBB A waits for an error code.
- 8 If an error occurred on the VAXBI, the BHP bit in the I-NIBB is set and the transaction is terminated.
- 9 Using BHPB I bit in the I-NIBB A set from step 4, the address stored in the address processor is compared with the I-NIBB's address included in the I-NIBB's address translation.
- 10 BHPB I and I-NIBB I bits are updated.
- 11 The I-NIBB's address from the address processor is tested.
- 12 The requested data word goes from the BHP buffer and is loaded in the I-NIBB's state MIBB/MSB.
- 13 The I-NIBB A reads MSB's.
- 14 The I-NIBB A waits for MSB's to be discovered by the I-NIBB's master. When MSB's is discovered, the transaction is finished.


4.4 REPRESENTATION OF STATE DIAGRAMS

The timing diagrams in this section represent typical I-NIBB A transactions. The following assumptions apply:


- 1 No errors occur during the transaction.
- 2 The transaction follows a straight-line path through the flows.
- 3 No time scale is employed. The diagrams indicate relative timing only.

In the following diagrams, the device name that appears in parentheses indicates the device that asserts that signal.

VAXBI




UNIBUS




MAK V85-0810

Figure 4-7 VAXBI-to-UNIBUS WRITE Timing Diagram



REV. 408-0712

Figure 4-8 VAXBI-to-UNIBUS READ Timing Diagram




AUTOPURGE NOT REQUIRED
LAST DATA WORD WRITTEN IN BUFFER (BUFFER THEN WRITTEN TO VAXB1)

*COMMAND IS WMC1 OR WRITE


ANK VAXL-0528

Figure 4-9 DATO(B) Through a Buffered Data Path Timing Diagram



Rev. 04-68-27

Figure 4-10 DATI Through BDP with Autopurge Timing Diagram



B0NBUF = 0
UDIBUF = 0

REV 485-0820

Figure 4-11 DATI Through BDP Timing Diagram

APPENDIX A

APPENDIX A DWBUA-SUPPORTED UNIBUS DEVICES

A DWBUA UNIBUS configuration supports a subset of the available UNIBUS devices. The following devices cannot be put on a DWBUA controlled UNIBUS:

- Any PDP-11 processor
- Any device that attempts to perform UNIBUS arbitration
- Any device that has an MYSN timeout period of less than 20 μ s

Any device that issues MYSN after using a BIRN to arbitrate for the UNIBUS may not work satisfactorily.

Contact the local DWBUA service office for a list of currently supported devices.

APPENDIX B

**APPENDIX B
GLOSSARY**

ACK Acknowledge As a VAXBI command response ACK indicates that the VAXBI state acknowledges that it is capable of receiving the command at the time As a VAXBI data response ACK indicates that no error has been detected and that the cycle is not to be retried

ALERT Alert The act of writing the contents of a partially filled I/O or a BEP buffer to the VAXBI A buffer is interrupted when it is partially filled with I/O or data and one of the following occurs a DATA is requested through the user BEP or a DATA is requested and its address is not within the range returned as the data currently saved in the buffer Data is written from the buffer using a VAXBI command with the provided mask bits set for each valid data byte

BA0 I/O or A Buffered Address

BASE ADDRESS The starting address of a buffered trade's trade space

BE Data address

BEV Bus Error VAXBI signal This signal is sent to the bus master to all other bus devices to indicate that the bus is in error

BI VAXBI Bus Interface This is a combinatorial interface bus that provides for all communications between the BEP and the I/O or A

BEV Broadcast VAXBI command This command announces a significant event within occurring the execution of an interrupt The use of this command is reserved to Digital Equipment Corporation

BEP I/O or A Buffered Data Path

BEI Bus Interrupt Interface Chip This chip is a general purpose interface to the VAXBI

BI I/O or A Command and Status Register a I/O or A control register

DATA Data In a I/O or A command This command requests a transfer of data from the I/O or A slave to the I/O or A master The transfer is always word length

DATA Data to Frame a I/O or A command DATA is identical to DATA except DATA informs the I/O or A slave that the program number is the first part of a read multi-word cycle DATA must be followed by DATA to the same word address

DATA Data Out a I/O or A command This command transfers a word (DATA) or byte (DATA) of data from the I/O or A master to the I/O or A slave

BEV I/O or A Direct Data Path

WRITE MEMORY SPACE - A VAXBI write command to I/O addresses. Each mode, based on its mode ID, is allocated a unique address space. The I/O address space holds the I/O device registers and the I/O device memory space. The Memory Address Register and I/O Address Register must be set to enable this space.

WRITE - WRITE - Must write to the device. A VAXBI command. This command is similar to **WRITE**, except it writes to the device. The device address is the address of the device that it wants to modify.

WRITE - A VAXBI command. The master mode writes data to the slave.

APPENDIX 1 C

APPENDIX C SELF-TEST MICRODIAGNOSTIC TESTS

The self-test microdiagnostic tests run in the order shown in Table C-1. Tests 1 through 4 check the I/O Bus logic, tests 5 through 7 check the VAXBI port logic, and tests 8 through 11 check the VAXBI port logic and the UNIBUS and its port logic.

Table C-1 Self-Test Microdiagnostic Tests

Test Number	Test Name	Description
1	29116 RAM Test	Verifies addressability and data integrity of last 16 locations of address processor RAM space. Locations are used for storage of constants and I/O Bus A register addresses. Other locations are verified on a later test.
2	I/O Bus A BAD Bus and BAD Register Test	Verifies Buffered Address (BAD) Bus, BAD Register, and BAD Output Max of Data Path Gate Array.
3	MDP MAP IRAM Match Test	Standard match test (10 data patterns) of Internal RAM (IRAM). Verifies that each RAM location is uniquely addressable, checks each location for data integrity. This test cannot differentiate between data and address failure.
4	MDP Bus Latch Test	Verifies high-impedance of both the receiving and transmitting MDP bus latches.
5	IRAM Mask Chip Select Test	Verifies the chip select logic used when accessing the IRAM on mask mode.
6	MDP Stored Address Test	Checks that the I/O Bus A can properly execute Buffered Data Path transactions by verifying correct storage of buffer's addresses.
7	IRAM Address Increment Test	Verifies that the Data Path Gate Array can properly increment an IRAM address.
8	Translation Buffer Test	Verifies the integrity of the Translation Buffer.
9	29101 Condition Code Test	Performs a branch test on all condition codes that are not used in other parts of this self-test.
10	29116 Instruction Test	Verifies that address processor can execute all functional microcode instructions that are not otherwise executed during this self-test.

Table C-1 Self-Test Micrologic Tests (Cont)

Test Number	Test Name	Description
B	Starting/Ending Address Registers Test	Perform VAXBI transactions. Write to the BIK Starting Address and Ending Address Registers with the range of UNIBUS window space, read the node ID from the BIK CSR, compare the corresponding values for the two registers, and then write to each of those registers.
C	BDP Write Mask Test	Verifies the write mask flip-flops on the Data Path Cache Array. These flip-flops store the mask for a VAXBI outward WRITE mask transaction. (This transaction is executed whenever a Buffered Data Path is purged.)
D	VAXBI WAI/READ Test	Verifies that the DMB/A can perform VAXBI READ and WRITE transactions to the BIK by performing word-length transactions on the VAXBI. (These operations are used by UNIBUS-to-VAXBI Direct Data Path transactions.) This test uses the BIK General Purpose Register, and it verifies that both word and byte length transactions are possible from the UNIBUS to the VAXBI.
E	UNIBUS DATO/DATI Test	Uses the LFT module to verify that the DMB/A can write to and read from the UNIBUS. Performs a VAXBI WAI instruction to set up the VAXBI Address Transceiver with the LFT module's Address Register address and to set a data pattern on the BDP bus. The test then operates similarly to the DMB/A functional macrocode. Failure of this test indicates a problem in the UNIBUS cabling, power, or LFT module.
F	VAXBI-to-UNIBUS IRCT/UWMC1 Test	This test ensures that VAXBI IRCT/UWMC1 can mask can be processed by the DMB/A. The DMB/A verifies that the corresponding DATIP/DATOB sequence functions properly on the UNIBUS. The test initially writes a known data pattern (AAAA hex) to the LFT Data Register. A DATIP is then used to read this register. The DATIP is immediately followed by a DATOB. The address is driven on the UNIBUS through the duration of the DATIP/DATOB sequence. The data for the DATOB (5555 hex) is loaded into the Data Path Cache Array prior to initiation of the DATIP. After completion of the DATOB, the data from the DATIP is read from the Data Path Cache Array and verified in the address processor. A DATI is then issued to the LFT Address Register to verify that the DATOB completed properly.

Table C-1 Self-Test Micrologic Tests (Cont)

Test Number	Test Name	Description
10	UNIBUS DATI/DATI Test	Verifies that a UNIBUS DATI command can enqueue through the Direct Data Path. UNIBUS Map Registers are set up and the corresponding UNIBUS address is written into the LFT Address Register. A DATI is issued, and the test then waits for the LNA part request to come onto the DMB/A. If it does, the incoming address is enqueued through the UNIBUS Map Register. The test verifies that the correct UNIBUS Map Register was referenced by a macrocode jump with values from that register.
11	DMB/A Error Test	Attempts special-case transactions between the VAXBI and UNIBUS and verifies proper execution of those transactions. These special cases are VAXBI READ of an unmasked UNIBUS address, and a DMB/A RETRY response to the VAXBI due to the servicing of a concurrent UNIBUS request.
12	VAXBI INTERRUPT Test	Verifies that a UNIBUS device can successfully interrupt the VAXBI and pass along its vector information. Writes the LFT CSR to generate a UNIBUS request. The LFT module is written and a UNIBUS DR is asserted. This causes the BIK to issue a VAXBI interrupt to the DMB/A. The DMB/A receives a VAXBI INTERRUPT command at the level corresponding to the INTR that was raised. The test generates the IDENT command.

APPENDIX D

APPENDIX D MACRODIAGNOSTIC TESTS

NOTE

The macrodiagnostic error messages indicate the failing test number, the expected data, and the received data.

Table D-1 Macrodiagnostic Tests

Test Number	Subtest Number	Name
1		BI A Control and Clear Logic Registers Test
	1	BI A Self Test and Register Subtest
	2	BI A Register and Logic Logic Subtest
2		BI A Registers Test
	1	VXNB BI R Read/Write Subtest
	2	VXNB BI R Read Subtest
	3	VXNB Interrupt Destination Register Read/Write Subtest
	4	BI A VCR Read/Write Subtest
	5	VXNB GPR Read/Write Subtest
3	Map RAM Match Test	
4		ENBIS Read/Write Test
	1	Word Read Subtest
	2	Word Read/Write Subtest
	3	Word Read/Byte Write Subtest
5	ENBIS INTX READ/INTX & WRITE Test	
6	ENBIS to VXNB Addressing Test	
7	Data Path Select Test	
8	Direct Data Path DATA Test	
9	Direct Data Path DATOP Test	
10	Buffered Address Register Test	

Table D-1 Macrodiagnostic Tests (Cont.)

Test Number	Subtest Number	Name
11		Buffered Data Path DATA Test
12		Buffered Data Path DATO Test
13		Buffered Data Path DATOB Test
14		Buffered Data Path Autoescape Test
15		Byte Offset DATA Test
16		Byte Offset DDP DATA Test
17		Byte Offset BDP DATA Test
18		Byte Offset DDP DATOB Test
19		Byte Offset BDP DATOB Test
20		Page Boundary Transfer Test
	1	LET DATA Subtest
	2	LET DATO Subtest
	3	LET DAT/DATO Subtest
	4	LET DATO/DATO Subtest
21		BDP Byte to Octaword Transfer Test
	1	Address Match Octaword DATOB Subtest
	2	Address Match Octaword DATA Subtest
22		BDP Longword Access Enable Test
23		Bus Transceiver Test
	1	VAXBI to NIBUS Bus Transceiver Subtest
	2	UNIBUS to VAXBI Bus Transceiver Subtest
24		Map Invalid Test
25		Map Entry Functional Test
26		CSR Status Bit Test
	1	BE and NEK Error Subtest
	2	REGDUMB Subtest
	3	USSTO Error subtest
	4	BADBDP Error Subtest
	5	IMR Error Subtest

Table D-1 Macrodiagnostic Tests (Cont.)

Test Number	Subtest Number	Name
27		Interrupt Test
	1	LET BR7 Interrupt Subtest
	2	LET BR6 Interrupt Subtest
	3	LET BR5 Interrupt Subtest
	4	LET BR4 Interrupt Subtest
28		VAXBI Error Test
	1	UNIBUS Parity Bit Subtest
	2	LET Invalid BDP DATIP Subtest
29		Bus Init Test
	1	UNIBUS Init Subtest
	2	VAXBI STOP Command Subtest
30		IUBAR Register Test
31		UBE Multi Transfer Test
32		UBE Block Transfer Test

APPENDIX F

APPENDIX E ERROR CONDITIONS

E.1 VAXBI-TO: NIBUS TRANSACTIONS

E.1.1 Quadword and Octaword Transfers

The DWBL A accepts only valid keyword transfers. The DWBL A responds to all quadword and octaword transfers with NO ACK.

E.1.2 BIC Error EVENT Codes

Table E-1 lists the DWBL A responses to BIC error EVENT codes. In the responses listed, the DWBL A sends *SSYN* interrupts to the VAXBI only if interrupts are enabled.

Table E-1 DWBL A Responses to BIC EVENT Codes

EVENT CODE						DWBL A Response
EV	ACK	1			Message	
11	1	11	1	1	IAI	The current I/O ST command is ignored. The bus grant is withheld from the UNIBUS.
1	11	11	11	1	WPS	The current slave WRITE type transaction is ignored, and the data is not updated.
1	11	11	11	11	STO	
1	11	11	1	11	KRSD	If the transaction is a READ type, it is ignored. The BIC sends an error interrupt.
1	11	11	1	1	RBI	
11	11	11	1	1	BEO	The BIC ACKSR BUI bit is asserted. The BIC sends an error interrupt. <i>SSYN</i> may be withheld from the UNIBUS device which would result in an <i>SSYN</i> timeout.
1	1	11	11	11	RDMR	
1	1	11	11	1	KRMR	
1	1	11	1	11	NCRMK	
1	1	1	11	11	KRMD	
1	1	1	11	1	RYO*	
1	1	1	1	11	MPM	
1	1	1	1	1	MTL	

* The DWBL A reserves this error EVENT code only if the RTOEVEN bit in the DWBL A adapter's BICSR is asserted.

E.1.3 Mask Values

The mask value in a WRITE mask command is legal only if at least one mask bit is set in the word pointed to by address bit A1, and no mask bits are set in the other word of the keyword. (The DWBL A responds with ACK regardless of the mask values.) The following are the only legal mask values:

$A1=0$ 00yy yy = [00]
 $A1=1$ yy00

Any mask values that do not conform to this format are illegal. These illegal values either corrupt UNIBUS data or cause an *SSYN* timeout to the DWBL A.

E.1.4 Nonexistent UNIBUS Address

A valid WRITE or READ command is sent to a nonexistent UNIBUS address.

- The DWBL A response to the WRITE command is ACK. It then sets the UNIBUS bit in the BR ACSR, issues an error interrupt if interrupts are enabled, and writes the UNIBUS address to the Failed UNIBUS Address Register (bb+720).
- The DWBL A reads zero data and an RLY status code in response to the READ command. It also sets the UNIBUS bit in the BR ACSR, issues an error interrupt if interrupts are enabled, and writes the UNIBUS address to the Failed UNIBUS Address Register (bb+720).

E.1.5 Invalid VAXBI Command

A VAXBI command that the DWBL A considers as invalid results in a NO ACK response from the DWBL A. The VAXBI commands that the DWBL A considers invalid are:

- RESERVED (B11:00 - 1000)
- INTR
- RESERVED (B11:00 - 1000)
- RESERVED (B11:00 - 1000)
- INVALIDATE
- BROADCAST
- IPINTR

E.1.6 Improper Use of a DWBL A Register

An attempt to improperly use a DWBL A register results in a RETRY response from the DWBL A. Improper use of a DWBL A register is:

- Attempted WRITE to a READONLY bit in a DWBL A control register.
- Attempted access of an unused address in the DWBL A register space.

E.2 UNIBUS-TO-VAXBI TRANSACTIONS

E.2.1 VAXBI Error in UNIBUS-Initiated Transfer

- Direct Data Path and DATI through a Buffered Data Path

The DWBL A does not issue SBVN to the UNIBUS device when a VAXBI error is encountered during a DDP transaction or during a DATI through a BDP. The DWBL A asserts the BR ACSR B01 bit and writes the VAXBI address to the VAXBI Failed Address Register (bb+720).

- DATCHI through a Buffered Data Path

The DWBL A issues SBVN to the UNIBUS device before it checks for VAXBI errors during a DATCHI through a BDP. The DWBL A causes an SBVN timeout during the next transfer within the present UNIBUS arbitration cycle. If the current transfer, however, is the last transfer within the present UNIBUS arbitration cycle, the UNIBUS device cannot be notified of the VAXBI error. The DWBL A asserts the BR ACSR B01 bit and writes the VAXBI address to the VAXBI Failed Address Register (bb+720).

E.2.2 Illegal Map Entries

- DMA access through an invalid map page

A UNIBUS device might attempt a DMA access through an invalid map page (that is, the UNIBUS Map Register's VALID bit is clear). If this happens, the DWBL A asserts the BR ACSR B00 bit, issues an error interrupt if interrupts are enabled, and withholds SBVN, causing an SBVN timeout for the UNIBUS device.

- DMA access through an illegal BDP

If a UNIBUS device attempts a DMA access through BDP 6 or 7, the DWBL A asserts the BR ACSR B01B00P bit, issues an error interrupt if interrupts are enabled, and withholds SBVN, causing an SBVN timeout for the UNIBUS device.

- DATIP through a BDP

If a UNIBUS device attempts a DATIP through any Buffered Data Path, the DWBL A withholds SBVN, causing an SBVN timeout for the UNIBUS device.

E.2.3 Illegal UNIBUS Transaction

DATCHI must follow a DATIP (not a BDP) if interrupted during the DATCHI bit. DWBL A asserts the BR ACSR B11 bit and issues an error interrupt if interrupts are enabled.

APPENDIX F

APPENDIX F
UNIBUS
EXERCISE TERMINATOR

F.1 UNIBUS EXERCISE TERMINATOR CONNECTION

The UNIBUS Exercise Terminator (UET) (see Appendix A) is located in systems A and B of the test UNIBUS chip. The UET enables diagnosis, testing of the TWB/A adapter capabilities to handle UNIBUS addressing data transfer, and messages.

F.2 UNIBUS EXERCISE TERMINATOR REGISTER

Table F-1 UNIBUS Exercise Terminator Registers

Register Address	Register Name/Size	Notes
000000	Address Register (A) 16 bits	Word load only. Data loading causes interrupt
000004	Data Register (D) 16 bits	Both load and word reading allowed
000008	Control Register (C) 16 bits	Word load only. Data loading causes interrupt

F.2.1 Control Register Format




Figure F-1 UNIBUS Exercise Terminator Register Format

F.2.2 Control Register Bit Descriptions

LET Int (CR-15)	Initiate LET to transfer data to processor. This WRITE-ENABLE bit always reads 1. It does not clear (CR-2).
LEACK (CR-14)	Always read as 1.
ERR INT (CR-13)	Write 1 to initiate interrupt.
PE (CR-7)	Parity Error detected during LET DATA. Cleared on each LET DATA and cleared by LET Int.
TD (CR-6)	Transfer (DATA) not returned. Cleared on each transfer. Cleared by LET Int.
PD (CR-5)	Parity Error when the PD Int will be asserted when the LET Data Register is read. This bit is cleared by LET Int.
A17, A16 (CR-4)	High-order UNIBUS addressing bits.
CE (0) (CR-3)	Transfer command bit (see Table F-2).
NPR (CR-0)	Write 1 to initiate transfer.

Table F-2 Transfer Command Bits

CE	CR	Command
0	0	LET DATA
0	1	LET DATAIP
1	0	LET DATAO
1	1	LET DATAOB

NOTE

(CR<13> and (CR<5> (ERR7 - ERR4 and NPR respectively) remain set until the grant is returned at which time they are cleared. These bits are also cleared by writing a 0 to the bit or by writing a 1 to LET Int (CR-3). Multiple interrupts may occur if more than one bit is set.

F.3 NPB DATA TRANSFERS

F.3.1 LET WRITE

A LET WRITE consists of the following sequence of events:

1. Load Address Register A (15-0).
2. Load Data Register D (15-0).
3. Load Control Register to initiate the transfer.
 - a. CR-4 = 0 (17-16) = UNIBUS Address
 - b. CR-5 = 0 (15) = DATAO or DATAOB
 - c. CR-0 = 1 (Generate NPR)

F.3.2 GET READ

A GET READ consists of the following sequence of events:

1. Load Address Register A (15-0).
2. Load Data Register D (15-0).
3. Load Control Register to initiate the transfer.
 - a. CR-4 = 0 (17-16) = UNIBUS Address
 - b. CR-5 = 1 (15) = DATAO or DATAIP
 - c. CR-0 = 1 (Generate NPR)

NOTE

The LET does not read a (DATAO) following a DATAIP. After it has completed the DATAIP, the (CR-5) drops (DATAO) and releases the UNIBUS.

F.4 DR INTERRUPTS

The following sequence of events implements a DR interrupt:

1. Load the Data Register D (15-0) with the vector address.
2. Load Control Register bits (CR-11-10) with the DR (ERR7 - ERR4) level.

APPENDIX

19

**APPENDIX G
NODE SPACE AND WINDOW
SPACE ADDRESSES**

Table G-1 Node Space and Window Space Addresses

NODE NUMBER	NODE SPACE ADDRESSES		WINDOW SPACE ADDRESSES	
	Starting	Ending	Starting	Ending
0	000 000	000 000	000 000	000 000
1	000 001	000 001	000 001	000 001
2	000 002	000 002	000 002	000 002
3	000 003	000 003	000 003	000 003
4	000 004	000 004	000 004	000 004
5	000 005	000 005	000 005	000 005
6	000 006	000 006	000 006	000 006
7	000 007	000 007	000 007	000 007
8	000 008	000 008	000 008	000 008
9	000 009	000 009	000 009	000 009
10	000 010	000 010	000 010	000 010
11	000 011	000 011	000 011	000 011
12	000 012	000 012	000 012	000 012
13	000 013	000 013	000 013	000 013
14	000 014	000 014	000 014	000 014
15	000 015	000 015	000 015	000 015
16	000 016	000 016	000 016	000 016
17	000 017	000 017	000 017	000 017
18	000 018	000 018	000 018	000 018
19	000 019	000 019	000 019	000 019
20	000 020	000 020	000 020	000 020
21	000 021	000 021	000 021	000 021
22	000 022	000 022	000 022	000 022
23	000 023	000 023	000 023	000 023
24	000 024	000 024	000 024	000 024
25	000 025	000 025	000 025	000 025
26	000 026	000 026	000 026	000 026
27	000 027	000 027	000 027	000 027
28	000 028	000 028	000 028	000 028
29	000 029	000 029	000 029	000 029
30	000 030	000 030	000 030	000 030
31	000 031	000 031	000 031	000 031
32	000 032	000 032	000 032	000 032
33	000 033	000 033	000 033	000 033
34	000 034	000 034	000 034	000 034
35	000 035	000 035	000 035	000 035
36	000 036	000 036	000 036	000 036
37	000 037	000 037	000 037	000 037
38	000 038	000 038	000 038	000 038
39	000 039	000 039	000 039	000 039
40	000 040	000 040	000 040	000 040
41	000 041	000 041	000 041	000 041
42	000 042	000 042	000 042	000 042
43	000 043	000 043	000 043	000 043
44	000 044	000 044	000 044	000 044
45	000 045	000 045	000 045	000 045
46	000 046	000 046	000 046	000 046
47	000 047	000 047	000 047	000 047
48	000 048	000 048	000 048	000 048
49	000 049	000 049	000 049	000 049
50	000 050	000 050	000 050	000 050
51	000 051	000 051	000 051	000 051
52	000 052	000 052	000 052	000 052
53	000 053	000 053	000 053	000 053
54	000 054	000 054	000 054	000 054
55	000 055	000 055	000 055	000 055
56	000 056	000 056	000 056	000 056
57	000 057	000 057	000 057	000 057
58	000 058	000 058	000 058	000 058
59	000 059	000 059	000 059	000 059
60	000 060	000 060	000 060	000 060
61	000 061	000 061	000 061	000 061
62	000 062	000 062	000 062	000 062
63	000 063	000 063	000 063	000 063
64	000 064	000 064	000 064	000 064
65	000 065	000 065	000 065	000 065
66	000 066	000 066	000 066	000 066
67	000 067	000 067	000 067	000 067
68	000 068	000 068	000 068	000 068
69	000 069	000 069	000 069	000 069
70	000 070	000 070	000 070	000 070
71	000 071	000 071	000 071	000 071
72	000 072	000 072	000 072	000 072
73	000 073	000 073	000 073	000 073
74	000 074	000 074	000 074	000 074
75	000 075	000 075	000 075	000 075
76	000 076	000 076	000 076	000 076
77	000 077	000 077	000 077	000 077
78	000 078	000 078	000 078	000 078
79	000 079	000 079	000 079	000 079
80	000 080	000 080	000 080	000 080
81	000 081	000 081	000 081	000 081
82	000 082	000 082	000 082	000 082
83	000 083	000 083	000 083	000 083
84	000 084	000 084	000 084	000 084
85	000 085	000 085	000 085	000 085
86	000 086	000 086	000 086	000 086
87	000 087	000 087	000 087	000 087
88	000 088	000 088	000 088	000 088
89	000 089	000 089	000 089	000 089
90	000 090	000 090	000 090	000 090
91	000 091	000 091	000 091	000 091
92	000 092	000 092	000 092	000 092
93	000 093	000 093	000 093	000 093
94	000 094	000 094	000 094	000 094
95	000 095	000 095	000 095	000 095
96	000 096	000 096	000 096	000 096
97	000 097	000 097	000 097	000 097
98	000 098	000 098	000 098	000 098
99	000 099	000 099	000 099	000 099

APPENDIX

F

APPENDIX H REGISTER INITIAL STATES

The initial state of each register is its state after successful completion of the IWB and DWB A self tests.

Table H-1 Register Initial States

Address (D ₁₆)	Register	Initial State	Notes
00	Device Type	xxxx0101	xxxx - IWB B, A version
04	VANBI Control and Status	xxxx200x	xx - VANBI interface revision x - DWB A made ID test
08	Bus Error	00000000	
0C	Error Interrupt Control	00000000	
10	Interrupt Destination	0000xxxx	xxxx - default IWB A made ID test bit set
14	IPNTR Mask	xxxx0000	xxxx - IPNTR mask
18	Force IPNTR STOP Destination	0000xxxx	xxxx - force IPNTR STOP destination
1C	IPNTR Source	xxxx0000	xxxx - IPNTR source
20	Starting Address	xxxx0000	xxxx - starting address of IWB A adapter's memory space (between 2000 and 207C, last digit 0, 4, 8, or C)
24	Ending Address	xxxx0000	xxxx - starting address of memory space after IWB A (between 2080 and 2080, last digit 0, 4, 8, or C)
28	BIU Control	00007000	STOPEN, IDENTEN, and UCSREN bits set
2C	Write Status	10000000	
30	Force IPNTR STOP Command	00001000	
40	User Interface Interrupt Control	00000000	
4C	CPM U	00000001	(BPM P - 1) self-test passed

Table H-1 Register Initial States (Cont)

Address (Hex)	Register	Initial State	Notes
F4-FC	GPR 1-15	00000000	
720	DWDR A Control and Status	00000000	
724	Vector Offset	00000000	
728	Fixed UNIBUS Address	00000000	
72C	VAXBI Fixed Address	00000000	
730-740	Microsegment	00000000	
740	DPCSR 0	00000000	DPCSR is Data Path Control and Status Register
742	DPCSR 1	00000000	
744	DPCSR 2	00000000	
746	DPCSR 3	00000000	
748	DPCSR 4	00000000	
74A	DPCSR 5	00000000	
800-80E	UNIBUS Map	00000000	Reserved
FC0-FFC	UNIBUS Map	FFFFFFF	I/O space addresses

APPENDIX

IX

APPENDIX I DATA PATH OPERATION

1.1 DIRECT DATA PATH

The DWBL A starts the VAXBI section of a L NIBLS initiated transaction immediately after it receives the L NIBLS command. The DWBL A sends SSYN to the L NIBLS transaction only if the VAXBI transfer completes successfully. If an error occurs during the VAXBI transfer, the DWBL A sets the BUSY bit and an error interrupt is raised by the BPK if interrupts are enabled. The DWBL A may not send SSYN to the L NIBLS device, causing an SSYN timeout.

The following two special cases must be noted for L NIBLS initiated transactions through the Direct Data Path. In both cases, the BYTE (0 F36 7) bit in the corresponding L NIBLS Map Register is set, causing the L NIBLS address to be incremented by one before the corresponding VAXBI transaction is completed.

CASE 1 - DATA WITH L NIBLS ADDRESS BIT <01> SET

Two VAXBI longword WRITE transactions, with the data and mask bits shown in figure I-1, are performed.




Figure I-1 DATA with L NIBLS Address Bit <01> Set

CASE 2 - DATA WITH L'NBLS ADDRESS BIT (0) SET

Two VAXBI longword READ transactions are performed. They obtain data for the L'NBLS transaction as shown in Figure 1-2.




Figure 1-2 DATI with L'NBLS Address Bit (0) - Set

For improved L'NBLS bandwidth, the DWBLA captures the corresponding L'NBLS DATU or DATOS transaction (by using SBYN) prior to performing the VAXBI WRITE transfer. The DWBLA does not use SBYN as early for Direct Data Path DATI and DATP transactions as it does for Buffered Data Path transactions, until the VAXBI transfer must first be completed in order to obtain the requested data.

1.2 BUFFERED DATA PATH

The DWBLA has five Buffered Data Paths (BDP). Each BDP consists of three sections: a 16-byte buffer, a 16-bit address register, and a 16-bit status register.

1. **Buffer** - Each Buffered Data Path has a 16-byte buffer available for storage of as much as one octword of data. The buffered data is naturally aligned at an octword address. When the LWAE'N bit is set in the L'NBLS Map Register for the current L'NBLS-to-VAXBI transaction, the buffer is virtually reduced to longword in length.
2. **Address Register** - The address register is a 16-bit register that contains L'NBLS address bits -17:04 - in its most significant 14 bits. These 14 bits correspond to the data currently stored in the buffer. The least significant two bits of the address register are zero.
3. **Status Register** - Internal flags monitor the status of the data in the buffer. These flags are:

BDISBUF - VAXBI Data in Buffer
L'DISBUF - L'NBLS Data in Buffer
STRT_0 - Start Zero

L'DISBUF and BDISBUF are updated only during the first transaction through a Buffered Data Path. They indicate that either L'NBLS Data (L'DISBUF) or VAXBI Data (BDISBUF) is being held in the buffer, as shown in Figure 1-1.

L'NBLS-to-VAXBI buffered transactions do not necessarily cause the DWBLA to generate a VAXBI transfer. Rather, the DWBLA stores as much as one octword of data locally.




Figure 1-1 BDISBUF and L'DISBUF Flags

When L'NBLS is set, the DWBLA also updates the STRT_0 flag. The STRT_0 flag indicates that the first transaction through the Buffered Data Path began at an aligned octword address (LA = 10...0000). When the last byte in the buffer is set, then the DWBLA sets the STRT_0 flag. If STRT_0 is not set, the DWBLA assumes that the buffer contains a full octword of valid data. The DWBLA then purges the data by performing an octword WRITE (unmasked) transaction. If STRT_0 is not set, the DWBLA performs an octword WRITE operation when writing the buffer to the VAXBI.

Each Buffered Data Path has its own status register and address register. These registers can be read by using the RECIEMP feature, as explained in Section 1.2.4.1.

1.2.1 Definitions

Three common terms used in discussing Buffered Data Path behavior are Address Match, Autopurge, and Write-to-VAXBI. These terms are defined as follows:

1. **Address Match** - The BDP address register holds the L'NBLS address of the current octword of data stored in the buffer. When another L'NBLS-to-VAXBI transaction is received, bits -17:04 - of the incoming L'NBLS address are compared to the stored address. If the addresses match, the DWBLA retransmits the data in the buffer. If the addresses do not match, however, and the buffer contains L'NBLS data, then the DWBLA performs an autopurge.
2. **Write-to-VAXBI** - This term describes the process of writing L'NBLS data in a buffer to the VAXBI when the buffer is full. When LWAE'N is not set and the buffer is full, the DWBLA checks the buffer's STRT_0 flag. If the flag is set, the DWBLA assumes that a full octword of data is being held in the buffer. The Write-to-VAXBI will be performed using a VAXBI octword WRITE. If the STRT_0 flag is not set or if the LWAE'N bit is set, then the DWBLA assumes that the buffered transaction began with a nonaligned octword address. Only part of the buffer contains valid data and the Write-to-VAXBI is performed using a VAXBI octword WRITE.
3. **Autopurge** - If the buffer is not full and L'NBLS data is in the buffer, two occurrences will cause the data in the buffer to be written to the VAXBI. They are:
 - a. A DATI is requested through the Buffered Data Path.
 - b. A DATUB is requested, but the addresses of the transaction and the data in the buffer do not match.

Data is written from the buffer using a VAXBI octword WRITE command with the processed mask bits set for each valid data byte. This act of writing the partially filled buffer to the VAXBI due to an address mismatch or mixed transaction type is known as autopurge.

4.2.2 BYTE OFFSET IN CLEAR

The following three cases describe the behavior of the DWBLA depending on the contents of the BDP buffer for each case, assume that a L-NIBLS-to-VAXBI transaction is requested, and the BYTE-OFFSET bit in the L-NIBLS Map Register is not set.

CASE 1 - THE BUFFER IS EMPTY

The L-NIBLS master is attempting a DATA through a valid L-NIBLS Map Register. The DWBLA performs an extended READ of VAXBI data and fills the BDP buffer. The DWBLA then places the requested data on the L-NIBLS, master SSYN, updates the BDP flags by setting BDIR:1 and clearing L-DIR:1, and stores the address value for the Buffered Data Path.

The L-NIBLS master is attempting a DATENB through a valid L-NIBLS Map Register. The DWBLA updates the BDP flags by setting L-DIR:1 and clearing BDIR:1, stores the incoming L-NIBLS address, master SSYN, and stores the data in the appropriate bytes of the BDP buffer with the correct mask bits set.

CASE 2 - THE BUFFER CONTAINS L-NIBLS DATA

1. The L-NIBLS master requests a DATA

The BDP buffer contains L-NIBLS data, the current data in the buffer is overwritten. Once the overwrite is complete, the DWBLA treats the DATA request as if it did in CASE 1 (since the buffer is empty).

2. The L-NIBLS master requests a DATENB

The BDP buffer contains L-NIBLS data. The DWBLA checks for an address match. If the addresses do not match, the incoming L-NIBLS address and data are temporarily stored under the IPBBI A and the data currently in the BDP buffer is overwritten. Once the overwrite is complete, the DWBLA master SSYN. The DWBLA then loads the BDP address register with the address of the temporarily stored data. The DWBLA stores the data in the appropriate bytes of the BDP buffer, with the correct mask bits set.

If the addresses do match, the DWBLA first master SSYN, then stores the data in the BDP buffer. If the DATENB writes the last byte in the buffer, the DWBLA performs a Write-to-VAXBI and stores the buffer as empty.

CASE 3 - THE BUFFER CONTAINS VAXBI DATA

The L-NIBLS master requests a DATA, the buffer contains VAXBI data. The DWBLA checks for an address match. If the addresses do not match, the buffer is treated as if it were empty. The buffer is overwritten with the new segment of VAXBI data (see CASE 1). If the addresses do match, the requested data is taken from the buffer, placed on the L-NIBLS, and SSYN is raised.

The L-NIBLS master requests a DATENB, the buffer contains VAXBI data. The DWBLA treats the buffer as if it were empty (see CASE 1).

4.2.3 BYTE OFFSET IN SET

When the L-NIBLS Map Register BYTE-OFFSET bit is set, the DWBLA services requests on each the master bus as when that bit is clear. The only exception is that the incoming L-NIBLS address is incremented prior to address matching and storage. The following special cases, however, can occur when the BYTE-OFFSET bit is set.

CASE 1 - L-NIBLS ADDRESS A-CLEAR = 1130 (BYTE OFFSET NOT IN SET)

The address is incremented to that A-CLEAR = 1111. A word length transaction to this address stores an extended BDIR:1.

1. The L-NIBLS master requests a DATA

If the BDP buffer contains VAXBI data, the IPBBI A checks for an address match. If the addresses match, the IPBBI A temporarily stores the last byte of the extended BDIR:1. If the addresses do not match, the IPBBI A requests a VAXBI extended RE-AD. When the RE-AD transaction is complete, the IPBBI A temporarily stores the last byte of the extended

data. The low byte of data is stored under the IPBBI A, the high byte of data is fetched by incrementing the incoming L-NIBLS address at an arbitrary level, remapping, and requesting a VAXBI extended RE-AD for the next higher extended address. Because the next extended address must be remapped, the next L-NIBLS Map Register must have the same value as the DATA PATH SELECT field in the current L-NIBLS Map Register. If a data not data integrity for all Buffered Data Paths cannot be assured. When the RE-AD transaction is complete, the low byte of the second segment is fetched and concatenated with the temporary stored low byte to form a word of L-NIBLS data. This word is placed on the L-NIBLS and SSYN is raised.

If the BDP buffer contains L-NIBLS data, the IPBBI A treats the transaction in a special way. The IPBBI A does not overwrite the buffer as it does in a word length effect transaction. Instead, the IPBBI A RE-ADs a segment of VAXBI data through the Direct Data Path. This segment of data contains the low byte of the requested word, which is stored internally. Next, the IPBBI A reads the next segment of data which falls in the next extended transaction in VAXBI memory. The corresponding map register must have the same value as the Data Path Select field in the current map register in order to assure data integrity. The IPBBI A then RE-ADs the segment and fetches the high byte of data, which is concatenated to the previously stored lower byte, forming a word of L-NIBLS data. The IPBBI A places this word in the L-NIBLS and master SSYN. Thus, in this special case, the data stored in the buffer remains unchanged and the transaction is carried out through the Direct Data Path.

2. The L-NIBLS master requests a DATENB

If the buffer is empty or if it contains VAXBI data, the low byte of the incoming data is written into the low byte of the buffer, and a Write-to-VAXBI is performed. This procedure is extended WMI transaction with only one byte of valid data. If the buffer contains L-NIBLS data, the IPBBI A checks for an address match. If the addresses match, the low byte of the incoming L-NIBLS data is written to the low byte of the extended word. Write-to-VAXBI is performed. If the addresses do not match, the buffer is overwritten. Once the overwrite is complete, the low byte of the incoming L-NIBLS data is written to the low byte of the extended buffer. A Write-to-VAXBI is performed where only the low byte of the extended contains valid data.

Once the low byte has been written to the VAXBI, the high byte is written into the buffer with the appropriate mask. The flags are updated by setting L-DIR:1 and clearing BDIR:1, the incoming address is incremented to the next extended, and master SSYN is raised. The BDP is left in the state it would be if a DATENB had been performed to an extended-extended address with no byte effect.

CASE 2 - (WRITE ADDRESS <WR> = 00 (BYTE OFFSET AND LOW 16 BITS ARE SET))

This case is handled similarly to Case 1, the only difference is that the multiple transactions that are generated (as explained above) occur each time a longword boundary is crossed rather than at octaword boundaries.

3.2.4 Example

Figures 1-4 through 1-6 show the contents of a BDP buffer for various multiple DATERB transactions. Each valid byte of data in the buffer has its corresponding mask bits set. All other mask bits for the BDP buffer are clear.




Figure 1-4 DATERB Through BDP, BYTE OFFSET 1 (low). Starting at Octaword Boundary




Figure 1-5 DATERB Through BDP, BYTE OFFSET 1 (low). Starting at Byte 4




Figure 1-6 DATERB Through BDP, BYTE OFFSET 1 (low). LW 16 Set

ADDRESS RANGE
DATA:

X00	B	A
X02	D	C
X04	F	E
X06	H	G
X08	J	I
X10	L	K
X12	N	M
X14	P	Q

IF BYTE OFFSET IS SET THE FOLLOWING
IS SENT TO THE VAMP:

C	B	A		X0
G	F	E	D	X2
K	J	I	H	X4
O	N	M	L	X6

WRITE TO VAMP

OCTAVOID TYPE:

			P	X8
				X10
				X12
				X14

BYTE P REMAINS IN BUFFER

OR 1000000

Figure 1-7 DATA Through VAMP, BYTE OFFSET Set

ADDRESS RANGE
DATA:

X00		
X02		
X04		
X06		
X08		
X10		
X12	B	A
X14	D	C
X16		

IF BYTE OFFSET AND LENGTH ARE SET
THE FOLLOWING IS SENT TO THE VAMP:

				X0
				X2
A				X4
				X6

WRITE TO VAMP

OCTAVOID WORK:

				X8
				X10
				X12
				X14
	G	C	B	X16

DATA REMAINS IN BUFFER

OR 1000000

Figure 1-8 DATA Through VAMP, BYTE OFFSET and LENGTH Set

APPENDIX

J

APPENDIX J PORT LOCK, RETRY, AND INTERRUPT MECHANISMS

J.1 PORT LOCK MECHANISM

The DWBL A has a port lock mechanism to ensure that it processes only one transaction at a time. The mechanism locks the VAXBI and U-NIB/S ports from accepting new transactions until the DWBL A is able to service another request. While the DWBL A is locked it sends RETRY to all valid incoming VAXBI transactions except the STOP command (the DWBL A immediately sends an ACK response to the STOP command). The DWBL A also disables its U-NIB/S arbiter from issuing grants to U-NIB/S devices while it is locked.

The DWBL A is locked during the following four circumstances and sends a RETRY response to all VAXBI transactions until it is:

1. The DWBL A has accepted a VAXBI transaction. The lock is released when the DWBL A has completed servicing the transaction. If however the VAXBI transaction is an ERROR the DWBL A sends a RETRY response to all left systems until a CLEAR command is sent to the DWBL A.
2. A U-NIB/S DM's request is granted. The lock is released when U-NIB/S BESS is negated by the U-NIB/S master.
3. The DWBL A sends a VAXBI transaction such as an output or the forcing of an error interrupt on the VAXBI. The port lock is released when the transaction is completed.
4. The DWBL A is the VAXBI master, the slave VAXBI node responds to its transaction with a RETRY. The DWBL A then sends a RETRY response to all subsequent incoming VAXBI transactions until its RETRYed master transaction has successfully completed.

J.2 RETRY MECHANISM

The RETRY mechanism reduces the number of RETRY responses sent to the DWBL A by VAXBI master nodes. It works by disabling and enabling the U-NIB/S arbiter.

When the DWBL A sends a RETRY response to a valid VAXBI command that it would otherwise accept, the DWBL A also disables its U-NIB/S arbiter. The U-NIB/S arbiter is enabled again when the DWBL A, as a slave node on the VAXBI, sends an ACK response to any VAXBI command.

A VAXBI node that receives a RETRY response from the DWBL A should keep requesting the DWBL A until it receives an ACK response. In this way, the VAXBI node ensures that its transaction will be the next one serviced by the DWBL A.

3.3 UNIBUS INTERRUPTS

Interrupts are permitted only from the UNIBUS to the VAXBI.

3.3.1 Interrupt/IDENT Sequence

A BR of any level generates a VAXBI INTR transaction at the same level. The DWBI-A does this by asserting the corresponding BCINT line. The BR then performs the VAXBI INTR transaction.

The DWBI-A responds to an VAXBI IDENT that meets two conditions:

1. The DWBI-A must have a pending interrupt at the same level and
2. The VAXBI master's decoded ID must match the ID in the Interrupt Destination Register (IDB+ID).

Figure 3-1 is a flow diagram of the IDENT transaction. In the explanation that follows the figure, the numbered paragraphs refer to the numbers in the figure.

Figure 3-2 is a timing diagram of the interrupt/IDENT sequence. The following assumptions apply:

1. No errors occur during the transaction.
2. The transaction follows a straight-line path through the flows.
3. No time scale is employed. The diagram indicates relative timing only.

In this diagram, the device name that appears in parentheses under any waveform is the device that asserts that signal.

3.3.2 Passive Release

When some UNIBUS devices become bus master under BR-BI transactions, they drop BUSY and SACK and never issue an interrupt vector or assert INTR. This is known as a passive release. Passive release causes the DWBI-A to send a zero vector back to the VAXBI, but the DWBI-A does not flag an error interrupt.




Figure 3-1 IDENT Flow Diagram

- 1 The DWBL A checks that it has been selected by verifying that it has received an "External Vector Selected" EV code (EVSx). Receiving this EV code means that the DWBL A had an interrupt pending at the IDENT level and that the DWBL A adapter's Internal Destination Register (bits 10) contains the same decoded ID as the IDENT. The DWBL A then checks for the "IDENT Arb Lost" EV code to ensure that it has won the IDENT arbitration.

The DWBL A begins to service an incoming IDENT command only after it verifies that it has been selected for the IDENT and that it has won the IDENT arbitration. If these conditions are not met, the Interrupt/IDENT transaction is aborted.

- 2 The DWBL A determines if it had a previous failed IDENT command at the present IDENT level.
- 3 If it did not have a previous failed IDENT command at the present IDENT level, the DWBL A issues a BE to the interrupting UNIBUS device at the level indicated by the IDENT command.
- 4 The DWBL A checks that SACK and INTR have both been received. This indicates that the interrupting UNIBUS device has given its expected response, placed the interrupt vector on the UNIBUS data lines, asserted INTR, and then deasserted SACK. The DWBL A issues SSVN and completes the UNIBUS transaction.
- 5 If the interrupting UNIBUS device fails to respond to the BE, the UNIBUS terminator asserts and then deasserts SACK. When SACK is deasserted without the prior assertion of INTR, the DWBL A detects a SACK timeout.
- 6 The DWBL A continues servicing the IDENT transaction normally, but it uses "0" as the interrupt vector.
- 7 The DWBL A ORs the received vector with the contents of its Vector Offset Register (bits 720). This becomes the interrupt vector.
- 8 The DWBL A uses the internally stored vector as the interrupt vector.
- 9 The interrupt vector is placed on the BE ID lines along with a Read Data Status code.
- 10 When the DWBL A receives the "Ack Received for Non-Error Vector" EV code (AKRNE), the IDENT has completed properly, and the DWBL A returns to its idle state.
- 11 If the DWBL A receives an "Illegal CNT Received for Slave Data" EV code (IRSD), the VAXBI master has not successfully received the IDENT vector.
- 12 The DWBL A stores the failed IDENT command vector. This vector will be provided for any subsequent IDENT command at that particular level.




Figure J-2 Interrupt/IDENT Timing Diagram

APPENDIX

K

**APPENDIX B
MSTN-MSYN
TIME INTERVALS**

NOTE

The MSYN - MSYN time intervals listed in Table B-1 may change with enhancements to the (30)M system. The times listed were valid at the time of publication of this manual.

The following conventions are used in Table B-1:

- All transactions listed in brackets () are performed after MSYN is loaded to the UNIBUS device.
- (to data) means that the BDP buffer contains the UNIBUS DATA data to be sent to the VAXBI.
- (in data) means that the BDP buffer contains the UNIBUS DATA data received from the VAXBI.

Table 3-1: SYN/SYN Time Intervals

Code	Byte Offset	Command	UNIBS Address	Data Path Status	VAXBI Transaction	Max Time (SYN/SYN)	Bus State
DDP	0	DATA	ANY	N/A	1W READ	10	1
DDP	1	DATIP	ANY	N/A	1W WRITE	10	1
DDP	2	DATA	ANY	N/A	1W WRITE 1W WRITE	10	1
DDP	3	DATIP	ANY	N/A	1W WRITE 1W WRITE	10	1
DDP	4	DATA	ANY	N/A	1W READ 1W READ	10	1
DDP	5	DATIP	ANY	N/A	N/A	SYN interval	1
DDP	6	DATA	ANY	N/A	1W WRITE 1W WRITE	10	1
DDP	7	DATIP	ANY	N/A	1W WRITE	10	1
DDP	8	DATA	ANY	Empty	CPB READ	10	4
DDP	9	DATA	ANY	In-data & match	No BI transaction	10	4
DDP	10	DATA	ANY	In-data no match	CPB READ	10	4
DDP	11	DATA	ANY	Out-data	CPB WRITE CPB READ	10	4
DDP	12	DATA	0 to C	Empty	CPB READ	10	4
DDP	13	DATA	0 to C	In-data & match	No BI transaction	10	4
DDP	14	DATA	0 to C	In-data no match	CPB READ	10	4
DDP	15	DATA	0 to C	Out-data	CPB WRITE CPB READ	10	4
DDP	16	DATA	1	Empty	CPB READ CPB READ	10	4
DDP	17	DATA	1	In-data & match	CPB READ	10	4
DDP	18	DATA	1	In-data no match	CPB READ CPB READ	10	4
DDP	19	DATA	1	Out-data	1W READ 1W READ	10	4
DDP	20	DATIP	ANY	N/A	N/A	SYN interval	1
DDP	21	DATA	ANY	Empty or no data	RFB WRITE	10	4
DDP	22	DATA	ANY	Out-data & match	RFB WRITE	10	4
DDP	23	DATA	ANY	Out-data no match	CPB WRITE RFB WRITE	10	4
DDP	24	DATA	0 to C	Empty or no data	No BI transaction	10	4
DDP	25	DATA	0 to C	Out-data & match	No BI transaction	10	4
DDP	26	DATA	0 to C	Out-data no match	CPB WRITE	10	4
DDP	27	DATA	1	Empty or no data	CPB WRITE	10	4
DDP	28	DATA	1	Out-data & match	CPB WRITE	10	4
DDP	29	DATA	1	Out-data no match	CPB WRITE CPB WRITE	10	4
DDP	30	DATIP	ANY	Empty or no data	RFB WRITE	10	4
DDP	31	DATIP	ANY	Out-data & match	RFB WRITE	10	4
DDP	32	DATIP	ANY	Out-data no match	CPB WRITE RFB WRITE	10	4

NOTES FOR TABLE 3-1:

- (1) A DATIP command is valid only through the Direct Data Path. If a DATIP is attempted through a Buffered Data Path or through the Direct Data Path with the BYT1 (DIPSET) bit set, the UNIBS command is ignored and the CPBBI A does not cause SYN/SYN clearing on SYN/SYN intervals. During this time, all VAXBI transactions to the DWPBI A receive a RE TRY response until the UNIBS device becomes busy.
- (2) If a DATIP command is not followed by a DATIPBI, the DWPBI A sets the L11 bit in the BI ALMR and forces an error interrupt if interrupts are enabled.
- (3) A VAXBI S DATIPBI through the Direct Data Path translates to a longword WMC1 transaction with the match bits set for each valid data byte.
- (4) The DWPBI A performs two longword transactions on the VAXBI to extend length transfers through the Direct Data Path if both the BYT1 (DIPSET) bit and UNIBS address bit V are set.
- (5) A VAXBI S DATA command through a Buffered Data Path results in an extended RE AD of VAXBI space if the requested data is not in the BEP buffer. If the UNIBS data is stored in the BEP buffer, however, the buffer must be purged by performing an extended WMC1 on the VAXBI before reading the data from the VAXBI. The entire extended is handed out the buffer, subsequent actions within the extended through the same Buffered Data Path cause the DWPBI A to fetch the data from the buffer with no VAXBI transaction requested.
- (6) This special case is treated differently from other Buffered Data Path transfers to avoid delay in copying SYN. In this case, the low byte of the requested DATA word is fetched by performing a longword RE AD through the Direct Data Path. The high byte is fetched from either the current BEP buffer or the VAXBI with a longword RE AD through the DWP. The current BEP buffer remains unchanged during this transaction.
- (7) A DATIP transaction is valid only through the DWP.
- (8) Data for a DATIPBI command through a BEP is stored until the buffer is full. The DWPBI A then performs a VAXBI extended WRITE (uncommanded) if the buffer contains an entire extended of valid data from the UNIBS device. A VAXBI extended WRITE is performed if the buffer contains less than a complete extended of valid data.

APPENDIX

11

APPENDIX L DWDUA PARITY CHECKING

1.1 PARITY CHECKING

The 17000 A uses its 17-bit internal RAM as an internal storage buffer. When the RAM is updated, the owner receives of the 17000 A status and parity for the updated data in a separate RAM. The 17000 A checks for a parity error every time the internal RAM is read, thus verifying data integrity. This apparatus directs the 17000 A adapter's parity checking and parity error reporting actions.

1.2 PARITY ERROR

The 17000 A adapter's internal RAM contains the 17000 A Main Register, STOP Register, parity counters, and other 17000 A internal registers. The internal RAM is updated during each operation of a 17000 A adapter and all 17000 A internal registers of a 17000 A adapter are updated during each operation of a 17000 A adapter. A data transfer, including reading a STOP Register and any other operation that requires the 17000 A to read the contents of its internal RAM, a parity error will occur during one of these operations. The 17000 A handles a parity error slightly differently depending on the cause.

1.3 PARITY ERRORS

In the normal course of the 17000 A, which is capable of detecting parity errors, the 17000 A's control and Status Register contains three indications:

PARITY ERROR **17000 A STATUS** This bit is set if the 17000 A received a parity error while reading its internal RAM.

PARITY ERROR **17000 A STATUS** While reading or writing the 17000 A, a parity error occurred and parity error warning is in effect. The warning is put in effect when the 17000 A's status is read after the bit is set. An output of appropriate comparison operation will be cleared and the word bit will be set.

Whenever the 17000 A detects a parity error while reading or writing its internal RAM, the PARITY ERROR bit in the 17000 A STATUS and words an error message to the 17000 A's computer, and optional, the computer system checks the error effects of a parity error during each data transfer.

1.4 Parity Errors on 17000 A Stop Register

A 17000 A's 17000 A Stop Register enables mapping of an 17000 A's internal RAM to a computer's internal RAM. A parity error occurs during a 17000 A's Stop Register. If all 17000 A's internal RAM data is different because of a parity error, the 17000 A does not update the corresponding 17000 A's internal RAM. A parity error will occur during a 17000 A's Stop Register.

When a UNIBUS device initiates a transfer, the I/O BE A reads the corresponding UNIBUS Map Register before starting the UNIBUS data transfer. If a parity error occurs during this time, the I/O BE A notifies an SWSN causing the UNIBUS device that initiated the transfer to detect an SWSN timeout. The I/O BE A then proceeds to report a parity error to the VAXBE. The data transfer associated with the error is not completed.

The UNIBUS Map Register may also be read when the I/O BE A WRITES or READS data during a DATA transfer through a Buffered Data Path. If a parity error occurs while the UNIBUS Map Register is being read, the I/O BE A does not send the VAXBE a parity error. The I/O BE A notifies SWSN on the UNIBUS. SWSN has no logic provided to detect a parity error on SWSN input or the UNIBUS device. The I/O BE A then reports a parity error to the VAXBE. The I/O BE A also reports the I/OBE1, I/OBE2, and NRE1, NRE2 flags for the current Buffered Data Path indicating that the DRP buffer is empty.

1.2.2 Parity Errors on DRP Buffers

The I/O BE A DRP buffers are in the external RAM. These buffers are read under the following conditions:

1. The DRP buffer contains the VAXBE data that is requested by the UNIBUS device initiated DATA transfer. If a parity error occurs while this data is being read from the DRP buffer, the I/O BE A does not send the data to the UNIBUS device. The I/O BE A notifies SWSN causing an SWSN timeout. The I/O BE A then reports a parity error to the VAXBE.
2. When a DRP buffer is full or has been outputted, the I/O BE A notifies an external WRITE command to transfer on the VAXBE. The I/O BE A reads its internal RAM for each buffered data to be shipped. If a parity error occurs during the read operation of the data, the I/O BE A compares the VAXBE transfer with the data that has the parity error. The I/O BE A then reports the error to the VAXBE. The I/O BE A also sets DRP flags indicating that the Buffered Data Path is clean. The I/O BE A may withhold SWSN if it has not been previously issued causing an SWSN timeout. There is no way to be possible for the VAXBE process to detect which data in the VAXBE is wrong due to a parity error.

1.2.3 Parity Errors on Vector Registers

The I/O BE A may receive an RRM (read register) command from the UNIBUS during an MMN (memory) command. When this happens, the I/O BE A checks the listed vector in its internal RAM. Subsequently, the next time the I/O BE A receives an MMN command of the same type, the I/O BE A transfers the stored data to the vector. If the I/O BE A detects a parity error during the copying of the listed vector to write zero data, a READ DATA status code and an ACK response to the VAXBE master which initiated the MMN command. This should be treated as a parity error by the MMN flag master. The I/O BE A then reports a parity error as specified in Section 1.2.

1.2.4 Parity Errors on I/O BE A Internal Registers

When the VAXBE master detects a READ (or WRITE) from the I/O BE A, the I/O BE A reads the data from the internal RAM and sends the data to the VAXBE master along with a READ DATA status code and an ACK response. If the I/O BE A detects a parity error when reading the data from the internal RAM or sends zero data, a READ DATA or WRITE DATA status code and an ACK response. The I/O BE A then reports a parity error as specified in Section 1.2.

1.3 PARTIAL DATA ERRORS

The I/O BE A will not read or write the data associated with a parity error until the error has been corrected. For each location of the internal RAM and external RAM, the I/O BE A detects a parity error. The I/O BE A notifies SWSN causing an SWSN timeout. SWSN has no logic provided to detect a parity error on SWSN input or the UNIBUS device. The I/O BE A then reports a parity error to the VAXBE. The data transfer associated with the error is not completed.

The PARTIAL DATA ERROR flag is set when a parity error occurs during the transfer of data. A parity error occurs when the I/O BE A detects a parity error on the UNIBUS. SWSN has no logic provided to detect a parity error on SWSN input or the UNIBUS device. The I/O BE A then reports a parity error to the VAXBE. The I/O BE A also reports the I/OBE1, I/OBE2, and NRE1, NRE2 flags for the current Buffered Data Path indicating that the DRP buffer is empty.

INDEX

DWBUA (Cont)

- product description, 1-1
- responses to UNIBUS-to-VAXBI transactions, 4-14, 4-15
- responses to VAXBI-to-DWBU A transactions, 4-4
- responses to VAXBI-to-1 NIB S transactions, 4-7 to 4-9
- specifications, 1-2

DWBU A Control and Status Register, 3-5, 3-16, 3-17

DWBU A module installation, 2-7

E

ENDING ADDRESS field, 3-11

Ending Address Register, 3-4, 3-11

initial state, H-1

ERR bit, 3-16

Error

- during VAXBI transfer, 1-1
- in UNIBUS-to-VAXBI transactions, 1-2, 1-3
- in VAXBI-to-1 NIB S transactions, 1-3, 1-2
- interrupt, 3-16

Error Interrupt Control Register, 3-4, 3-7

initial state, H-1

EXCB, 2-4, 2-9

EX VECTOR bit, 3-11

Example transactions

- DATA using a Buffered Data Path, 4-24, 4-25
- DATA using a Puffered Data Path, 4-22, 4-23
- DATUB using the Direct Data Path, 4-18, 4-19
- VAXBI READ of UNIBUS data, 4-12, 4-13
- VAXBI WRITE to a UNIBUS Map Register, 4-6, 4-7

F

Failed UNIBUS Address Register, 3-5, 3-19

initial state, H-2

Flag

- BDR, 1-1
- STR, 1-1
- DISUP, 1-1

Flags UNIBUS device, 2-10

FORCE bit

- Error Interrupt Control Register, 3-7
- User Interface Interrupt Control Register, 3-13

Force IPINTR/STOP Command Register, 3-4

initial state, H-1

Force IPINTR/STOP Destination Register, 3-4

initial state, H-1

FLBAR, defined, B-2

G

General Purpose Registers, 3-4, 3-14

initial state, H-1, H-2

Global continuity cards, 2-16

H

Hang DWBU A, 3-27

Hang UNIBUS, 3-28

I

IDENT

defined, B-2

Interrupt/IDENT register, 3-2

IDENTEN bit, 3-12

IFN field, 3-14, 3-17

Illegal Buffered Data Path, 1-3

Illegal read, 1-3, 4-3

IMR bit, 3-17

Installation

of DWBU A, 2-7

of UNIBUS, 2-25

Installation, 2-16 to 2-27

INSTAB bit, 3-7

INTC bit, 3-7

Interface, defined, B-2

Interrupt operation of UNIBUS device, 2-16

Internal error number, 3-14, 3-17

Internal RAM, 4-3

Interrupt

clear, 1-7

complete, 1-7

Continuation, 3-4

Force, 1-7

level, 1-7

mask, 1-7

vector, 1-7, 3-11

Interrupt DESTINATION field, 3-4

Interrupt Destination Register, 3-4, 3-4

initial state, H-1

Interrupt/IDENT register, 3-2

INTR, defined, B-2

INVAL, defined, B-2

Invalid map page, 1-3

Invalid VAXBI commands, 1-2

IMADR bit, 3-24

IPINTR, defined, B-2

IPINTR Mask Register, 3-4

initial state, H-1

IPINTR Source Register, 3-4

initial state, H-1

IRAM, 4-3

defined, B-2

IRU1

defined, B-2

DWBU A response, 4-5

IRU1:WAKE, 3-25, 4-3

I

LEVEL field, 3-7

Longword access enable, 3-24

IWAITN bit, 3-21

IWAITN, defined, B-2

M

M7100 installation, 2-4

M7111 installation, 2-4

Manufacture date, 2-5, 2-9

not decryptions, 121 to 123

Master port control, 4-7

MBZ, defined, B-2

Microcode control, 4-1

Microprogram Register, dump, 1-17

Microprogram Register, 3-5, 3-21

initial state, H-2

MSYN, defined, B-2

MSYN:MSYN:ms: interval, K-1 to K-3

N

NOACK, defined, B-2

Notch

on VAXBI mode

Notch, 1-1

defined, B-2

Notch space, 3-2, 3-16 to 3-18

defined, B-2

Notch space address, 3-2

Non-waiting registers, 3-23

NRB registers, 1-1

O

Outboard transfers, 1-1

Outboard, defined, B-2

ONE bit, 3-17

P

Public card installation, 2-4

PAGE FRAME NUMBER field, 3-24

Parity checking, 1-1

Parity errors

on BIP buffers, 1-2

on DWBU A internal registers, 1-2

on UNIBUS Map Register, 1-2

on vector registers, 1-2

Parity type testing, 1-2

Parity release, 3-16, 3-2

Parity lock, 1-1

defined, B-2

Power requirements, 1-2

Parity, 1-22

defined, B-1

PERC bit, 3-22

Q

Quasiboard transfers, 1-1

R

R/W, defined, 3-4

R/I, defined, B-1

READY

defined, B-1

DWBU A response, 4-4

during UNIBUS installation, 1-27

of DWBU A internal registers, 3-4

of UNIBUS data, 4-12, 4-13

of unused DWBU A register space, 4-4

RECLAIM bit, 3-17

Register bit characteristics, 3-4

Registers

see also individual register name

BI Control Register, 3-17

Data Path Control and Status Register, 4-22

DWBU A Control and Status Register, 3-16,

3-17

Registers (Cont)

Ending Address Control Register 3-11
 Error Interrupt Control Register 3-7
 Failed I NIBUS Address Register 3-19
 General Purpose Registers 3-14
 Interrupt Destination Register 3-5
 Microprogram Registers 3-21
 Receive Enable Data Register 3-15
 Starting Address Register 3-10
 UFT Control Register 1-1, 1-2
 I NIBUS Map Registers 3-21, 3-24
 User Interface Interrupt Control Register 3-11
 VAXBI Failed Address Register 3-20
 Vector Offset Register 3-18

RESERVED data length 3-28

RETRY 1-1, 1-2

defined B-1

RU defined 3-6

S

SAC S defined B-1

S defined 3-6

Self-test

failure 3-12

test description C-1 to C-1

SENT bit 3-7

Slave port control 4-2

Specifications 1-2

SSYN

defined B-1

timeout 4-8

SSYN timeout error 3-15

STALL defined B-1

STARTING ADDRESS field 3-10

Starting Address Register 3-4, 3-10

initial state H-1

STOP defined B-1

STOP defined 3-6

STOPEN bit 3-12

SYRT...R 3-21, 1-2, 1-1

System address space 3-1 to 3-3

System I/O space 3-2, 3-3

T

TIOIO installation 2-7

Timing diagrams

DATA 4-30

DATA with retransmit 4-29

DATA through a Buffered Data Path 4-29

Interrupt IDENT 3-5

VAXBI-to-I NIBUS READ 4-27

VAXBI-to-I NIBUS WRITE 4-26

Transactions

I NIBUS initiated 1-1

VAXBI-initiated 1-1

Transaction header installation 2-5

Troubleshooting procedures 2-9 to 2-17

T.A. defined B-1

TDP P bit 3-14

I NIBUS initialization 3-28

TCSREN bit 3-12

TDBL bit 3-21, 1-2, 1-1

TFT 1-1 to 1-1

TFT Control Register 1-1, 1-2

TFT installation 2-4

TW bit 3-17

T NIBUS

address

highest 3-11

lowest 3-10

nontransmit 3-2

translation to VAXBI address 3-23

arbitrary

defined 4-1

defined B-1

device 3-25

hang 3-28

initialization 3-25

interlock error 3-17

interrupts 1-2 to 1-2

power down 3-27

power up 3-14

I NIBUS AC I/O signal 3-25

I NIBUS ADDRESS field 3-21

I NIBUS address transmitters 4-2

I NIBUS data transmitters 4-2

I NIBUS devices 1-2, A-1

I NIBUS escrower terminator 1-1 to 1-3

I NIBUS failure 3-17

I NIBUS Map Registers 3-5, 3-23 to 3-27

4A, 4-7

allocation 3-27

initial state H-1

initial 3-17

mapping to VAXBI I/O space 3-27

I NIBUS port control 4-2

I NIBUS power output 3-24

I NIBUS recipient levels 2-16

I NIBUS to VAXBI transactions 4-26 to 4-28

DPB DR A registers 4-14

I implemented registers 3-20

I P bit 3-17, 3-24

User Interface Interrupt Control Register 3-4, 3-11

initial state H-1

UNSTO bit 3-17

UNMUI

defined B-1

unique processing ERC 1, 4-2

VALID bit 3-24, 1-1

VAXCO

defined B-1

error 3-28

failure 3-16, 4-15

registered registers 3-4, 3-6 to 3-8

VAXBI address latch 4-7

VAXBI Control and Status Register 3-4

initial state H-1

VAXBI data and address transmitters 4-2

VAXBI Failed Address Register 3-5, 3-20

initial state H-1

VAXBI mode defined B-1

VAXBI-to-DPB DR A commands 4-5

VAXBI-to-DPB DR A transactions 4-6 to 4-7

VAXBI-to-I NIBUS commands 4-10, 4-11

VAXBI-to-I NIBUS transactions 4-7 to 4-11

VECTOR field 3-7

Vector Offset Register 3-5, 3-18

initial state H-2

VUR defined B-1

WUI defined 3-6

WUI defined B-1

Window space 1-2, 1-3, 1-4, 1-5

defined B-4

Window space addresses 3-6

WUI defined B-4

WUI defined 3-6

WUI

defined B-4

illegal mode 1-1

to I NIBUS Map Register 3-5, 3-23

to DPB DR A internal register 4-4

to DPB DR A read-only register 3-4

to RE ADDRESS bit 1-2

to RE ADDRESS register 3-7

to window DPB DR A register space 3-4

Window Status Register 3-4

initial state H-1

Window VAXBI defined 1-1