

EK-DMZ32-UG-PRELIMINARY

14 MARCH 1984

DMZ32 24-LINE ASYNCHRONOUS MULTILPLEXER

USER GUIDE

(PRELIMINARY RELEASE)

- FOR INTERNAL USE ONLY -

EK-DMZ32-UG-PRELIMINARY

14 MARCH 1984

DMZ32 24-LINE ASYNCHRONOUS MULTILPLEXER

USER GUIDE

(PRELIMINARY RELEASE)

CONTENTS

Page

PREFACE

CHAPTER 1 INTRODUCTION

1.1	Introduction	1-1
1.2	DMZ32 General Description	1-1
1.2.1	UNIBUS Interface Module (M8398)	1-3
1.2.1.1	UNIBUS Interface	1-3
1.2.1.2	Shared RAM Interface	1-3
1.2.1.3	T1 Interface Unit	1-3
1.2.2	Remote Distribution Panel (H3014)	1-4
1.2.2.1	Power Supply	1-4
1.2.2.2	Expansion Module	1-4
1.2.2.3	Processor Module	1-5
1.3	DMZ32 System Operation	1-6
1.4	T1 Overview	1-6
1.5	DMZ32 Specifications	1-6
1.5.1	DMZ32 Module (M8398)	1-7
1.5.2	Distribution Panel (H3014)	1-8

CHAPTER 2 INSTALLATION

2.1	Introduction	2-1
2.2	Unpacking and Inspection	2-1
2.3	Device Address Assignments	2-3
2.4	Device Vector Assignment	2-3
2.5	Installation Procedure	2-3
2.5.1	M8398 Module Installation	2-3
2.5.2	H3014 Distribution Panel Installation	2-6
	H9642-FC/FD - (UNIBUS Expansion Cabinet)	2-6
	H9652-MF - (UNIBUS Expansion Cabinet)	2-11
	Non FCC Compliant Cabinet	2-16
2.5.3	Cable Installation	2-17
2.6	DMZ32 Installation Checkout	2-19
2.7	DMZ32 Installation Check-off List	2-27

CHAPTER 3 PROGRAMMING

3.1	Introduction	3-1
3.1.1	Overview	3-1
3.1.2	Device Registers	3-2
3.1.3	Octet Control Register (CSR)	3-2
3.1.4	Octet Line Parameter Register (LP REG)	3-2
3.1.5	Octet Receive Buffer (RX BUF)	3-2
3.1.6	Octet Indirect Register (IND REG)	3-3
3.2	Initial Operation	3-3
3.3	Parameter Initialization	3-3
3.4	Transmit Operation	3-4
3.5	Receiver Operation	3-5
3.6	Device Registers and Vector Assignments	3-5
3.7	Configuration Control and Status Register	3-7
3.8	Diagnostic Control and Status Register	3-11
3.8.1	Diagnostic Register (DMZ.CSR[2]<15:0>) - Write	3-11
3.8.2	Diagnostic Register DMZ.CSR[2]<15:0> - Read	3-12
3.9	Octet Control and Status Register (OCTET CSR) R/W	3-13
3.10	Line Parameter Register (LINE PAR REG<15:0>) R/W	3-16
3.11	Receive Buffer Register (RX.BUF) R	3-19
3.12	Receive Silo Parameter Register (RSP.REG) W	3-21
3.13	Indirect Registers (IND.REG[31:0])	3-23
3.14	Indirect Registers (IND.REG[0]<15:0>) W	3-24
3.15	Indirect Register (IND.REG[0]<15:0>) R	3-25
3.16	Indirect Register (IND.REG[1]<15:0>) R/W	3-27
3.17	Indirect Register (IND.REG[2]<15:0>) R/W	3-32
3.18	Indirect Register (IND.REG[3]<15:0>) R/W	3-33

CHAPTER 4 SERVICE

4.1	Introduction	4-1
4.2	Maintenance Philosophy	4-1
4.3	DMZ32 Field Replaceable Units	4-2
4.4	Preventive Maintenance	4-5
4.5	Self-Test Diagnostic	4-16
4.6	Diagnostics	4-16
4.7	Diagnostic Supervisor	4-16
4.8	DMZ32 CSR Address and Vector Address	4-16
4.8.1	Local T1 Loopback (H3028)	4-17
4.8.2	Remote T1 Loopback (H3027)	4-18
4.8.3	Single Line EIA Loopback (H3248)	4-19
4.8.4	Staggered Multiline Loopback (29-24929-00)	4-20
4.8.5	Manual Analog Modem Loopback	4-21
4.9	Software Loopback Methods	4-22
4.9.1	Shared RAM Loopback	4-23
4.9.2	Local Trunk Loopback	4-24
4.9.3	EIA Single-line or All Lines Loopback	4-25
4.9.4	Local Modem Loopback	4-26
4.10	DMZ32 Level 3 (EVDAE) Diagnostic	4-27
4.10.1	EVDAE Hardware Prerequisites	4-27
4.10.2	EVDAE Software Diagnostic Prerequisites	4-27
4.10.3	EVDAE Diagnostic Description	4-27

4.10.4	Loading, Attaching, and Running EVDAE	4-29
4.10.5	EVDAE Event Flags	4-30
4.11	DMZ32 Level 2R (EVDAF) Diagnostic	4-31
4.11.1	EVDAF Hardware Prerequisites	4-31
4.11.2	EVDAF Software Diagnostic Prerequisites	4-31
4.11.3	EVDAF Diagnostic Description	4-32
4.11.4	Loading, Attaching, and Running EVDAF	3-33
4.12	H3014 Front Panel Indicators	4-36
4.12.1	Power Indicator (PWR)	4-37
4.12.2	Sync Indicator (SYNC)	4-37
4.12.3	Trunk Quality Indicator (TRNK QLTY)	4-37
4.13	Remove/Replace Procedures	4-39
4.13.1	H3014 Power Supply Assembly Removal/Replacement (29-24799-00)	4-40
4.13.2	H3014 Fan Assembly Removal/Replacemnt (29-24800-00)	4-42
4.13.3	H3014 Expansion Module Removal/Replacement (29-24798-00)	4-44
4.13.4	H3014 Processor Moduel Removal/Replacement (29-24797-00)	4-46
4.13.5	H3014 Chassis/Backplane Replacement (29-24796-00)	4-50

APPENDIX A Floating Device Addresses and Vectors

A.1	Floating Device Addresses	A-1
A.2	Floating Vector Addresses	A-3

APPENDIX B T1 CABLE INFORMATION

B.1	Introduction	B-1
B.2	Cable Configuration	B-1
B.3	T1 Conductor Characteristics	B-4

PREFACE

The DMZ32 User Guide is a stand-alone document that describes typical 24-line asynchronous multiplexer use, features and capabilities, installation, programming, service and troubleshooting procedures based on a module replacement philosophy. T-Carrier Techniques are covered in Appendix A, Floating Device Addresses and Vectors are covered in Appendix B.

Additional information about the DMZ32 24-line asynchronous multiplexer can be found in the following:

- DMZ32 Technical Manual (EK-DMZ32-TM-001),
- Communications Options Minireference Manual (EK-CMIVI-RM-002)
- DMZ32 Print Set (MP00997-01).

The postage-paid READER'S COMMENTS form on the last page of this document requests your critical evaluation to assist us in preparing future documentation.

CHAPTER 1 INTRODUCTION

1.1 INTRODUCTION

This chapter contains a brief introduction to the DMZ32. The term DMZ32, as used throughout this manual, denotes the 24-line asynchronous multiplexer.

1.2 DMZ32 GENERAL DESCRIPTION

The DMZ32 is a 24-line asynchronous multiplexer consisting of a single height hex module and a distribution panel. The DMZ32 has a maximum line speed of 19.2K bps.

Features of the DMZ32 include:

- Split baud rate and modem control on all lines
- Transmit and receive character silos
- DMA capability on transmit
- Programmable silo alarm time-out period for the receive silo
- Improved connectivity

These features result in increased system throughput. An added feature is the improved connectivity of the DMZ32. The connection between the VAX UNIBUS Interface Module (M8398) and the Remote Distribution Panel (H3014) is accomplished by two cables (BC22N-10 and BC18L-15).

The remote distribution panel (H3014), of the DMZ32, can be mounted up to 5000 feet away from the UNIBUS Interface Module (M8398) with additional cable (See Appendix B). The H3014 is an active distribution panel that requires external power. Located on the distribution panel are 24 RS232-C Male DB25 connectors which allow connection to 24 different lines.

The DMZ32 plugs into a Small Peripheral Controller (SPC) slot and runs under the VMS operating system (Version 4 or later). (Refer to Figure 1-1 for the component parts of the DMZ32 and Figure 1-2 for the DMZ32 functional block diagram.)




Figure 1-1 DMZ32 Component Parts




Figure 1-2 DMZ32 Functional Block Diagram

1.2.1 UNIBUS Interface Module (M8398)

The first interface component of the DMZ32 Asynchronous Multiplexer is the UNIBUS Interface Module (UIM). The UIM is mounted on a single hex height board and is divided into the following logic sections:

- UNIBUS Interface (UBI)
- Shared RAM Interface (SR)
- T1 Interface Unit (TIU)

1.2.1.1 UNIBUS Interface

The UNIBUS Interface (UBI) is the section of logic which handles all UNIBUS interfacing. This section passes data between the VAX UNIBUS and the shared Random Access Memory (RAM) interface.

1.2.1.2 Shared RAM Interface

The Shared RAM Interface (SR) is an area of shared access, a means of passing data from one asynchronous process to another. The Shared RAM Interface allows access to the T1 Interface Unit from the UNIBUS Interface as well as allows access to the UNIBUS Interface from the T1 Interface.

1.2.1.3 T1 Interface Unit

The T1 Interface Unit (TIU) is the time division multiplexer and the T1 carrier interface. It controls all data going on and off the high speed (1.544 MBPS) T1 trunk.

1.2.2 Remote Distribution Panel (H3014)

The second component of the DMZ32 Asynchronous Multiplexer is the Remote Distribution Panel (H3014). The H3014 is an active distribution panel that is powered from its own independent power supply. The H3014 is responsible for coordinating all data transfers between any of 24 asynchronous lines and the T1 trunk. The configuration of the H3014 depends on the option purchased and therefore it may also be responsible for passing modem signals if the appropriate option is installed. The distribution panel decodes the incoming T1 formatted serial data. In the reverse direction it places outgoing asynchronous terminal data and modem control signals into the T1 serial bit stream using bipolar encoding techniques.

The H3014 consists of the following major components:

- Power Supply
- Expansion Module
- Processor Module

1.2.2.1 Power Supply

The Power Supply provides the operating voltages necessary for the electronic circuitry within the distribution panel. The voltages provided by the power supply are:

- +5 vdc @ 10 A
- +12 vdc @ 2.5 A
- -12 vdc @ 2.5 A

1.2.2.2 Expansion Module

The expansion module provides drivers/receivers for six of the modem control signals. The modem control signals that are supported by the expansion module are as follows:

- Data Signaling Rate Select
- Request To Send
- Data Set Ready
- Clear To Send
- RS-449 Local Loopback
- RS-449 Test Mode

(Refer to Table 1-1 for pin assignment and signal descriptions.)

Table 1-1 V.24/RS232 Pin Assignments

Description	Pin	CCITT	EIA	Origin
Protective Ground	1	101	AA	-
Transmitted Data	2	103	BA	DTE
Received Data	3	104	BB	DCE
Request To Send (RTS)	4	105	CA	DTE
Clear to Send (CTS)	5	106	CB	DCE
Data Set Ready (DSR)	6	107	CC	DCE
Signal Ground	7	102	AB	-
Carrier Detect (CD)	8	109	CF	DCE
RS449 Local Loopback (LL)	18			DTE
Data Terminal Ready (DTR)	20	108.2	CD	DTE
Ring Indicator (RI)	22	125	CE	DCE
Data Signalling Rate	23	111	CH	DTE
Selector (DSRS)				
RS449 Test Mode (TM)	25			DCE

1.2.2.3 Processor Module

The processor module contains the microprocessor that controls the H3014 operation, status indicators (Pwr, Sync, and Trnk Qlty), drivers/receivers for data signals, and modem control signals. The modem control drivers/receivers contained on the processor module are:

- Data Terminal Ready
- Carrier Detect
- Ring Indicator

1.3 DMZ32 SYSTEM OPERATION

The DMZ32 can transmit data to and receive data from 24 different lines. During transmission of data, the transmit line is enabled by setting the line enable bit in the specific Line Control (LINE CNTRL) register. A line must be enabled before transmission of data can take place. A disabled line is held in the ON (or marking) state, except in special maintenance situations. Transmission of data is handled using two different techniques, Program Mode and DMA Mode. Although both of these techniques use silos, the Program Mode uses standard I/O and the DMA Mode uses NPR/DMA to load the transmit silos.

For reception of data, the receiver is enabled by setting the line enable bit in the appropriate LINE CTRL register. A line must be enabled in order to receive data. Each octet (8-line group) shares a 128 character receive silo (total of three receive silos). There is no NPR/DMA mode in the receiving mode of the DMZ32.

1.4 T1 Overview

The DMZ32 uses a "T1" transmission technique by way of two twisted pair cables to provide optimal channel utilization for transfer of data between the UIM and the distribution panel.

"T1" or "T-Carrier" is a telecommunication industry term taken from the Bell System carrier system. This transmission technique is based on pulse coded modulation (PCM) and time division multiplexing (TDM) techniques. Using these techniques, 24 independent data channels are encoded into 8 bits and subsequently placed into a 1.544 mbps serial bit stream. This bit stream is then converted into a specific format, using a bipolar or alternate mark inversion (AMI) technique and transmitted down the T1 link.

At the receive end of the T1 link, the clock is reconstructed from this serial bit stream and used to synchronize the demultiplexing and distribution of the data to the appropriate line.

1.5 DMZ32 SPECIFICATIONS

The specifications for the two major components of the DMZ32 (M8398 module and the H3014 distribution panel) are divided into the following:

- Physical Specifications
- Electrical Specifications
- Environmental Specifications
- UNIBUS Conductor Specifications

1.5.1 DMZ32 Module (M8398)

Physical Specifications

Single Hex height module

Electrical Specifications

DC Voltage

+5V @ 9.0 Amps.
+15V @ 0.1 Amps.

Data Baud Rates (Half or Full Duplex)

50, 75, 110, 134.5,
150, 300, 600, 1200,
1800, 2000, 2400,
4800, 9600, and
19200.

Environmental Specifications

Temperatures

Operating

10°C (50°F) to 40°C
(104°F)

Non-operating

-40°C (-40°F) to 66°C
151°F)

Relative Humidity Operating

10% to 90% with a
maximum wet bulb of
28°C (82°F) - maximum
dewpoint of 2°C
(36°F), noncon-
densing.

Non-operating

5% to 95% noncon-
densing.

UNIBUS Specifications

UNIBUS Loads

6.2 ac unit loads
1.5 dc unit loads

Addresses (Octal)

760440 - 763740
(Typical)

Vector (Octal)

300 (Typical)

Interrupt Levels

BR 5

1.5.2 Distribution Panel (H3014)

Physical Specifications

Height	13.3 cm (5.25 in)
Width	48.2 cm (19 in)
Depth	43.18 cm (17 in)
Mounting	Standard 48.2 cm (19 in)
Weight	8.1 kg (18 lbs) maximum

Electrical Specifications

AC Line Voltage	90-130 VAC, or 180-255 VAC
Line Frequency	47-63 Hz.
Input Current	1.5 Amp @ 120 VAC .8 Amp @ 220-240 VAC

Grounding

Frame Ground	The chassis frame is electrically bonded to earth ground via the primary circuit connector.
Logic Ground	This is signal reference ground.
EIA Ground	This is a non-current carrying ground used as a reference for all Electronic Industries Association (EIA) receiver inputs.

Environmental Specifications

Temperatures

Class B
(Non Air Conditioned)

10°C (50°F) to 40°C
(104°F)

Relative Humidity

Class B
(Non Air Conditioned)

10% to 90% with
maximum wet bulb 28°C
(82°F) - maximum dew
point 2°C (36°F) non-
condensing

Heat Dissipation

454 BTU per hour

CHAPTER TWO INSTALLATION

2.1 INTRODUCTION

This chapter contains procedures for unpacking, installing, and checking the DMZ32. A checklist, which can be used to verify the installation process, is included.

2.2 UNPACKING AND INSPECTION

The DMZ32 is packaged according to commercial packing practices. When unpacking a DMZ32 option, carefully remove all packing materials making sure not to damage the contents and check the contents against the shipping list. Table 2-1 lists the contents of each DMZ32 option. Inspect all items carefully. Pay close attention to the module to check for cracks, loose components, and breaks in the etched paths.

Table 2-1 DMZ32 Option Packing List

OPTION	PART NUMBER	CONTENTS
DMZ32-M	M8398	• One UNIBUS HEX module
	BC22N-10	• One Internal cable and 2 x 4 bulkhead insert
	BC18L-15	• One External cable
	H3028	• One Local T1 Loopback
	H3027	• One Remote T1 Loopback
	EK-DMZ32-UG	• One User Guide
CK-DMZ32-AY	H3014-CA	• Remote Distribution Panel (120V/240V) with Modem Control
		• Shipping Bracket
		• 120V Power Cord
		• 240V Power Cord
CK-DMZ32-DY	H3014-AA	• Remote Distribution Panel (120V/240V) No Modem Control
		• Shipping Bracket
		• Picture Frame
		• 120V Power Cord
		• 240V Power Cord.

Table 2-1 DMZ32 Option Packing List - continued -

OPTION	PART NUMBER	CONTENTS
DMZ32-AP		<ul style="list-style-type: none"> • DMZ32-M (System Integrated) • CK-DMZ32-AY
DMZ32-DP		<ul style="list-style-type: none"> • DMZ32-M (System Integrated) • CK-DMZ32-DY
DMZ32-N		<ul style="list-style-type: none"> • Remote Distribution Panel (H3014) Expansion Module for Modem Control

2.3 DEVICE ADDRESS ASSIGNMENTS

The DMZ32's device addresses are selected from the floating device address space (Refer to Appendix B) of the UNIBUS input/output (I/O) page. Switch pack E-53 on the DMZ32 selects the first DMZ32 CSR address.

When there are no floating devices before the DMZ32, the first floating address space is 760440 (FFE120 hex). The second and third floating address spaces for the DMZ32 are 760500 (FFE140 hex) and 760540 (FFE160 hex) respectfully. When operating under VMS (version 4.0 or later), the actual address(es) can be determined by using the SYSGEN utility. Refer to the VAX/VMS Guide to Writing a Device Driver (AA-H499B-TE) for the procedure to determine CSR address assignments.

2.4 DEVICE VECTOR ASSIGNMENT

The DMZ32 interrupt vectors are controlled by the VMS Operating System. During autoconfiguration the operating system loads the value of the base vector into the DMZ32. The other DMZ32 vectors are calculated from the base vector. (Refer to Appendix A for floating vector addresses.)

2.5 INSTALLATION PROCEDURE

The installation of the DMZ32 is broken down into the following procedures:

- UNIBUS Interface Module (M8398) Installation
- Remote Distribution Panel (H3014) Installation
- Cable Installation

Installation Tools Required:

- VAX Cabinet Key (Usually a 7/64 Allen Wrench)
- Phillips screwdriver
- 7/16 Hex Driver
- Flatblade Screwdriver

2.5.1 M8398 Module Installation

To install the M8398, perform the following steps in the sequence given, ensuring that no steps are skipped or overlooked. Figure 2-1 shows the location of switch packs.




Figure 2-1 DMZ32 UNIBUS Interface Module (M8398)

1. Set switches 2 through 9 on switch pack E-63 to the correct priority level.
2. Set switches 1 through 8 on switch pack E-53 to the proper UNIBUS addressv.
3. Set switch 9 on switch pack E-53 to the ON position.
4. Set switch 10 on switch pack E-53 to the ON position. (Refer to Figure 2-1 for switch settings.)
5. Power down the system in which the M8398 is being installed.

WARNING

BEFORE PERFORMING THIS PROCEDURE, THE SYSTEM ON WHICH THE DMZ32 IS TO BE INSTALLED, MUST BE COMPLETELY POWERED DOWN AND THE POWER CORD DISCONNECTED FROM THE POWER SOURCE. PERSONAL INJURY MAY RESULT IF THIS PROCEDURE IS IGNORED.

6. Remove the Non Processor Grant (NPG) wire (CA1-CB1) from the Small Peripheral Controller (SPC) backplane slot where the M8398 module is to be installed.
7. Perform resistance checks on the backplane to ensure no short circuits exist.
8. Install the M8398 module into the prepared SPC slot of the DD11-DK backplane.
9. Power up the system and verify that the +5.00 vdc that is supplied to the M8398 measures +5.00 vdc.
10. When the M8398 module installation is complete, proceed to the Installation Check-off List (Section 2.7) for the remaining steps to be performed.

2.5.2 H3014 Distribution Panel Installation

H9642-FC/FD - (UNIBUS Expansion Cabinet)

NOTE

Because of mounting limitations, the distribution panel can only be mounted in h9642-fc/fd model cabinets. Refer to Figure 2-3 for the rear view of a model H9642-FC/FD.

1. Remove the rear door assembly of the VAX cabinet using the 7/64 allen wrench.
2. Remove the FCC Shield Gasket Panel Assembly (Figure 2-2) by removing the following:
 - Two 7/16 Hex head screws located on the top right side and top left side of the gasket panel assembly. These secure the FCC Shield Gasket Panel to the vertical mounting rails of the cabinet.
 - Nine philips screws located under the gasket panel assembly (these screws secure the FCC Shield Gasket Panel to the FCC Bulkhead Frame).

NOTE

The FCC Bulkhead Frames must be removed from below the FCC Shield Gasket Panel Assembly down to the location where the H3014 is to be mounted. These Bulkhead Frames must be removed from the top most frame to the bottom most frame. (See Figures 2-2 and 2-3.)

3. Remove the nine (9) phillips screws (Figure 2-2) that secure FCC Bulkhead Frames together.
4. Remove the six (6) mounting phillips screws (Figure 2-2) that secure the FCC Bulkhead Frames to the vertical mounting rails of the cabinet.




Figure 2-2 Typical H9642-FC/FD Shielded Cabinet before H3014 Installation

5. Repeat steps 3 and 4 until all required FCC Bulkhead Frames are removed, then proceed to step 6.

NOTE

The distribution panel can only be mounted to the cabinet in the location above shown in Figure 2-4.

6. Position the distribution panel and secure it to the cabinet vertical mounting rails using the six philips mounting screws (Figure 2-4).
7. After the distribution panel is mounted, secure the bottom of the distribution panel to the FCC Bulkhead Frame beneath it using the nine philips screws that were removed from the FCC Bulkhead Frame.

NOTE

If the H3014 is received in a cabinet, remove the shipping bracket (Figure 2-3).

8. Install the FCC shield gasket panel assembly by reversing the procedure in step 2.
9. When the distribution panel installation is complete, proceed to the Installation Check-off List (Section 2.7) for the remaining steps to be performed in the installation of the DMZ32.

H9642-FC/FD CABINET




Figure 2-3 H3014 Shipping Bracket Position




Figure 2-4 Typical H9642-FC/FD FCC Shielded Cabinet after H3014 Installation

H9652-MF - (UNIBUS Expansion Cabinet)

NOTE

If the H9652-MF cabinet uses two (2) BA11 boxes, the distribution panel can not be mounted in the cabinet due to power limitations.

1. Remove the rear door assembly of the VAX cabinet using the 7/64 allen wrench.
2. Remove the FCC Shield Gasket Panel Assembly (Figure 2-5) by removing the following:
 - Two (2) 7/16 Hex head screws are located on the top right side and top left side of the gasket panel assembly. These secure the FCC Shield Gasket Panel to the vertical mounting rails of the cabinet.
 - Nine (9) phillips screws are located under the gasket panel assembly. These screws secure the FCC Shield Gasket Panel to the FCC Bulkhead Frame.
3. Remove the nine (9) small phillips screws (Figure 2-5) that secure the FCC Bulkhead Frame to the top of the cabinet frame.
4. Remove the six (6) mounting phillips screws (Figure 2-5) that secure the top most FCC Bulkhead Frame to the cabinet vertical mounting rails.
5. Repeat steps 3 and 4 until all required FCC Bulkhead Frames are removed. When completed, proceed to step 6.

NOTE

The distribution panel can only be mounted in the top two FCC Bulkhead Frame locations.

6. Position the distribution panel and secure it to the cabinet vertical mounting rails using the six philips mounting screws (Figure 2-7).
7. After the distribution panel is mounted, secure the bottom of the distribution panel to the FCC Bulkhead Frame beneath it using the nine (9) phillips screws that were removed in step 3.

NOTE

If the H3014 is received in a cabinet, remove the shipping bracket (Figure 2-6).

8. If you are mounting two distribution panels, repeat step seven, and when completed, proceed to step nine.
9. Install the FCC Shield Gasket panel assembly by reversing the procedure in step 2.
10. When the distribution panel installation is complete, proceed to the Installation Check-off List (Section 2.7) for the remaining steps to be performed in the installation of the DMZ32.




Figure 2-5 Typical H9652-MF (VAX11-780) FCC Shielded Cabinet before H3014 Installation

H9652-MF CABINET




Figure 2-6 H3014 Shipping Bracket Position




Figure 2-7 Typical H9652-MF (VAX11-780) FCC Shielded Cabinet
after H3014 Installation

Non FCC Compliant Cabinet

1. Remove the rear door assembly of the VAX cabinet using the 7/64 allen wrench.
2. Position the distribution panel where it is to be mounted and secure it to the cabinet vertical mounting rails using the six philips mounting screws.
3. If you are mounting two distribution panels, repeat step 2 then proceed to step 4.
4. When the distribution panel installation is complete, proceed to the Installation Check-off List (Section 2.7) for the remaining steps to be performed in the installation of the DMZ32.

2.5.3 Cable Installation

NOTE

In an FCC cabinet, before the BC22N-10 is connected, it should be attached to the 2 X 4 I/O panel that is shipped with the cable. If installing in a non-FCC cabinet, discard the 2 X 4 I/O Panel. (Refer to Figure 2-8).

1. Remove a blank 2 X 4 I/O panel from the FCC Bulkhead Frame where the new 2 x 4 I/O panel (supplied with the cable) is to be located. Remove the two screws that secure the panel to the FCC Bulkhead.
2. Feed the cable end of the BC22N-10 cable through the opening at the location where the new I/O panel is to be secured.
3. Secure the new 2 X 4 I/O panel that is connected to the BC22N-10 cable to the FCC Bulkhead Frame where the blank panel was removed.
4. Connect the 15 pin berg connector of the BC22N-10 cable to J1 of the M8398 module, located in the BA11-K box. Be sure "This Side Up" Label is visible.
5. Connect one end of the BC18L-15 cable to the external side of the new I/O panel.
6. Connect the loose end of the BC18L-15 cable to the T1 Connector on the distribution panel.




Figure 2-8 BC22N-10 to BC18L-15 Connection

2.6 DMZ32 INSTALLATION CHECKOUT

The following procedure is used to check-out the installation of the DMZ32.

1. Remove the BC22N-10 cable from J1 of the M8398 module.
2. Install the Local T1 Loopback (H3028) connector into J1 of the M8398 module (Figure 2-9).




Figure 2-9 H3028 Loopback Connector Installed on M8398

3. Power up the VAX and execute diagnostic EVDAE for 2 passes with event flag 3 set. (Refer to Chapter 4 for details on how to execute EVDAE).

If a failure occurs, check the following:

- Seating of M8398 module in the DD11-DK backplane
- ROM seating on the M8398 module
- Seating of the H3028 loopback connector in J1

IF THE FAULT IS NOT THEN CORRECTED,
REFER TO CHAPTER 4 FOR CORRECTIVE
ACTION.

4. After two successful passes, remove the H3028 loopback connector from the M8398 module and connect the BC22N-10 cable between M8398 module J1 and the 2 X 4 I/O panel insert (Refer to Figure 2-10).




Figure 2-10 BC22N-10 Cable between M8398 and I/O Bulkhead

5. Install the H3027 loopback connector (Figure 2-11) to the I/O Panel side of the I/O Panel connector (outside of the cabinet), and execute diagnostic EVDAE setting event flag 3 for two passes without errors.

If a failure occurs, check the T1 cable for proper seating at both ends.

IF THE FAULT IS NOT CORRECTED, REFER TO CHAPTER 4 FOR CORRECTIVE ACTION.

If the H3014 is installed in a remote location, it is the customer's responsibility to supply and install the Remote T1 cable. (Refer to Appendix C for T1 cable information.)




Figure 2-11 H3027 Loopback Connector Installed on I/O Bulkhead

6. Remove the H3027 loopback Connector from the I/O Bulkhead. Connect the Remote T1 cable or BC18L-15 to the 2 X 4 I/O panel. (Refer Figure 2-12).
7. Install the H3027 loopback connector (Figure 2-12) to the opposite end of the Remote T1 cable or BC18L-15 and execute EVDAE diagnostic for 2 passes with event flag 3 set.

NOTE

This loopback test can only be performed if the T1 cable length is 2500 feet or less in length.




Figure 2-12 H3027 Loopback Connected to Remote End of T1 Cable

8. After two successful passes of EVDAE, stop the diagnostic, remove the H3027 loopback connector. Connect the Remote T1 cable or BC18L-15 to the T1 input connector on the H3014 (Figure 2-13).




Figure 2-13 T1 Connector Between I/O and H3014

9. Install the six (6) 29-24929-00 staggered loopback connectors which are supplied in the CD kit (Figure 2-14).




Figure 2-14 29-24929-00 Installed on H3014 Distribution Panel

10. Execute EVDAE diagnostic for 2 passes with event flag 6 set.

If a failure occurs, check the following:

- T1 cable for proper seating
- H3014 modules for proper seating
- H3014 power supply voltages

IF THE FAULT IS NOT CORRECTED, REFER TO CHAPTER 4 FOR CORRECTIVE ACTION.

CAUTION

In order to check the H3014 boards for proper seating, refer to Chapter 4 for the procedures to be followed when removing the FRU's of the H3014 and checking power supply voltages.

11. Upon successful completion of EVDAE, remove the 29-24929-00 loopback connectors from the H3014 distribution panel.
12. Execute the DMZ32 on-line diagnostic EVDAF with internal loopback set (loop type equals four). Refer to Chapter 4 for details.

If a failure occurs, perform the following:

- Check for proper module seating
- Verify proper UNIBUS placement
- check voltages

IF THE FAULT IS NOT CORRECTED, REFER TO CHAPTER 4 FOR CORRECTIVE ACTION.

13. After the DMZ32 has passed the EVDAF diagnostic, execute User Exerciser Test Program (UETP). If a failure occurs during UETP, check the system configuration.
14. After the DMZ32 has passed UETP, return the system to the normal configuration and initiate customer acceptance.




Figure 2-15 DMZ32 Installation Overview

2.7 DMZ32 INSTALLATION CHECK-OFF LIST

PHASE I - Preinstallation Considerations:

1. System Requirements (Section 1.4)

A. M8398 Module (Section 1.4.1)

UNIBUS Loading

__/_/_/

Power Requirements

__/_/_/

Interrupt Priority Level

__/_/_/

DMZ32 Device Address Determination

__/_/_/

B. H3014 Distribution Panel (Section 1.4.2)

Power Requirements

__/_/_/

PHASE II - M8398 Installation

1. Unpack DMZ32 option and verify that all components were shipped (Section 2.2 and Table 2-1).

__/_/_/

2. E-63 set for proper priority level (Section 2.5.1 and Figure 2-1).

__/_/_/

3. E-53 S1 through S8 set to UNIBUS Address, refer to Appendix B for UNIBUS Address (Figure 2-1).

__/_/_/

4. E-53 S9 set to "ON" (Figure 2-1).

__/_/_/

5. E-53 S10 set to "ON" (Figure 2-1).

__/_/_/

6. NPG wire (CA1 -CB1) removed.

__/_/_/

7. Backplane resistance checks complete.

__/_/_/

8. With Power ON, verify selected SPC backplane voltages.

__/_/_/

9. Install M8398 Module into selected SPC slot of the backplane.

__/_/_/

PHASE III - H3014 Installation

1. Unpack H3014 distribution panel and verify that all components were shipped. _/_/_
2. Install H3014 into proper cabinet. _/_/_
3. Connect power cable to Switched output of power controller. (Section 2.5.2) _/_/_
4. If the H3014 is received in a cabinet, remove the shipping bracket. _/_/_

PHASE IV - Cable Installation

1. Connect the 2 X 4 I/O panel supplied with the DMZ32 to the BC22N-10 cable. _/_/_
2. Remove blank I/O panel from the FCC Bulkhead Frame to make space for the new I/O panel supplied with the DMZ32. _/_/_
3. Connect BC22N-10 cable to the M8398 module. _/_/_
4. Connect BC18L-15 cable between the BC22N-10 2 X 4 I/O panel and the H3014 distribution panel. _/_/_

PHASE V - DMZ32 System Checkout

1. Run EVDAE with H3028 connected to J1 of the M8398 module (Section 2.6). _/_/_
2. Connect M8398 module to the BC22N-10 cable I/O panel (Figure 2-10). _/_/_
3. Run EVDAE with the H3027 connected to the BC22N-10 cable (Section 2.6). _/_/_
4. When power is applied to the H3014, the front panel LEDs display a normal indication (Refer to Table 4-4). _/_/_
5. Run EVDAE with BC18L-15 connected to the I/O panel with a H3027 turnaround connected to the open end of the cable. (If a remote cable, connect the H3027 to the far end of the T1 cable ONLY if the cable is 2500 feet or less in length.) _/_/_

6. Disconnect the H3027 from the T1 cable and connect the T1 cable to the H3014 T1 Connector. Then place six (6) 29-24929-00 staggered turnaround connectors on the H3014 Distribution Panel and run EVDAE. EVDAE runs successfully under all conditions (Section 2.6). __/__/__
7. EVDAF runs successfully under all conditions (Section 2.6). __/__/__
8. Remove all loopback connectors, and turn system over to the customer. __/__/__

3.1 INTRODUCTION

This chapter describes the different registers which control the operation of the DMZ32. Each register is listed and the different bits of each register are defined.

3.1.1 Overview

The DMZ32 asynchronous multiplexer contains 3 octets of 8 transmit and 8 receive lines each making a total of 24 lines available for data. These 24 lines may be programmed to operate at one of 14 baud rates from 50 bps to 19,200 bps. All 24 lines have the capability of operating with different receive and transmit baud rates. All lines have modem control and each receive and transmit line can be independently enabled or disabled. There is a separate receive and transmit interrupt vector for each of the 3 octets. These vectors may be enabled or disabled independently. Separate TX READY and RX DATA AVAILABLE bits exist for each octet to allow for non-interrupt-driven device operation. These octets can be operated independently from each other. For example, each octet can be reset without affecting any of the other octets.

In the DMZ32, receive characters with their respective line numbers and status information are stored in a 128 character silo. Each octet has its own RX silo. An interrupt may be generated for the following reasons:

- the RX silo contains 64 characters, or
- the RX silo has been non-empty for more than a programmed time interval since the last time the RX silo was read.

The DMZ32 may be programmed to echo all received characters.

Each transmit line has its own separate 32 character TX silo. All characters to be transmitted must first be loaded into the respective TX silo. The TX silo may be loaded in one of two ways. The first method (Programmed Mode) is to use CPU move instructions to load one or two characters at a time into the proper Indirect Address Register. The second method (DMA Mode) is via Direct Memory Access (DMA) transfers from main memory. Once a DMA transfer has been initiated, characters are automatically put into the TX silo every time the TX silo count drops below 8 characters. This cycle continues until the DMA byte count is zero. When the last character to be transmitted is fetched from the TX silo, an interrupt will be generated if requested. If desired, each TX silo may be flushed, resulting in emptying the TX silo and zeroing any remaining DMA byte count. If the TX interrupt enable bit is HIGH, an interrupt is generated.

Each transmit line may be operated in an automatic XON/XOFF mode. The line's receiver must be enabled for this mode to operate. When enabled, a received XOFF character will cause the respective transmit line to be disabled. In a like manner, receiving an XON character will cause the transmit line to be enabled. In both cases, the XON or XOFF character will be stored in the octet's RX silo so the operating system is aware that transmissions have been either enabled or disabled. This mode of operation allows for long RX silo timeouts as the time-critical XOFF instantly disables the transmitter.

3.1.2 Device Registers

The UNIBUS to DMZ32 interface uses three (3) groups of four (4) device registers, one for each octet. The four device registers are:

- Octet Control and Status Register (OCTED.CSR)
- Octet Line Parameter Register (LINE.PAR.REG)
- Octet Receive Buffer (RX.BUF/OCTET Receive Silo Parameter (RSP.REG)
- Octet Indirect Registers (IND.REG)

3.1.3 Octet Control and Status Register (OCTET.CSR)

The OCTET.CSR is used for the following:

- To select one of four Indirect Registers
- To select a register line number
- To initiate a Master Reset
- To enable/disable receive and transmit interrupts
- To indicate when data is in the RX silo
- To indicate when a TX silo is empty
- To indicate a NXM error

3.1.4 Octet Line Parameter Register (LINE.PAR.REG)

The LINE.PAR.REG is used to specify the following:

- The bits per character
- The number of stop bits per frame
- The receive and transmit baud rates
- The parity enable/disable and sense

3.1.5 Octet Receive Buffer (RX.BUF/OCTET Receive Silo Parameter (RSP.REG)

The RSP.REG is used to read the following:

- The received character
- The status byte associated with the received character.

The RSP.REG is used to write:

- The RX silo alarm timeout value

3.1.6 Octet Indirect Register (IND.REG)

The IND.REG is used as a window to one of four registers (IND.REG 0, IND.REG 1, IND.REG 2, or IND.REG 3). The following can be performed by the appropriate registers:

- IND.REG 0
 - Write to the TX silo
 - Read the TX silo count
 - Read the RX modem signals
- IND.REG 1
 - Enable a preempt character
 - Set the TX modem signals
 - Enable the Maintenance Control Functions
 - Enable the reporting of an RX modem signal change
 - Flush the TX silo
 - Break the TX line
 - Enable the receiver and/or transmitter
 - Enable auto XON/XOFF
- IND.REG 2
 - Specify the lower 16 bits of a DMA buffer address
- IND.REG 3
 - Specify the upper 2 bits of a DMA buffer address
 - Specify the DMA transfer byte count

3.2 INITIAL OPERATION

Before the DMZ32 can be prepared for loading line parameters, the system itself must be checked for proper operation. A self-diagnostic routine within the DMZ32 is run to verify proper operation. This self-diagnostic is run under the following conditions:

- On power up
- After UNIBUS Initialization (INIT)
- M8398 pushbutton switch
- AA00 to the diagnostic register

3.3 PARAMETER INITIALIZATION

After an INIT or a Master Reset has occurred within the DMZ32, the transmit and receive buffers are empty and all lines are disabled. Before operation can begin, the Operating System must load the line parameter register (LINE.PAR.REG<15:0>) with the desired parameters for specific lines before enabling these lines. (The line parameter registers must be loaded even if all parameters are zero.)

The line number whose parameters are to be loaded is contained in the lower order byte of the Line Parameter Register, LINE.SELECT <2:0>. After the program optionally sets the appropriate interrupt enable bits in the Control and Status Register (CSR<15:0>), the program is ready to enable the desired transmit and receive lines.

TX Modem Control Signals coming from the DMZ32 can be set or cleared at any time after an INIT or Master Reset. The TX Modem signals are cleared only after an INIT and are not affected by a Master Reset.

RX Modem Control signals going to the DMZ32 are loaded into the respective device register every time there is a change on one or more of the signal lines. An INIT or Master Reset also causes a device register update.

3.4 TRANSMIT OPERATION

Before the transmission of data can occur, a line must be enabled. The enabling of a transmit line is performed by setting the appropriate bit in the IND.REG 1 Register. If the appropriate bit is not set, the line is disabled and held in the marking state (providing the line is not programmed for auto echo or remote loopback).

TX.RDY is asserted whenever a transmit silo becomes empty due to a character leaving the silo to be transmitted or a silo flush.

If TX.I.E. is active when TX.RDY becomes set, then an interrupt to the transmit vector is posted. The program should read CSR<15:0> in order to determine the cause of the interrupt. If TX.RDY is set, then OCTET.CSR<2:0> will contain the line number where the silo is empty. OCTET.CSR<13> is set if the transmission has been stopped due to an aborted DMA transfer. The act of reading OCTET.CSR<15:0> clears TX.RDY. This is important because TX.RDY has to be cleared before the DMZ32 can assert TX.RDY for another line.

To minimize the possibility of interrupt overload from occurring, the program should attempt to keep silos full at all times. If the program decides to fill a specific silo, it may inspect the transmit silo count register to determine how many characters have been transmitted from the silo while it is being filled. The silo count indicates how many full positions there are in the silo. Because of this, a silo count of zero indicates an empty silo, and a silo count of 32 indicates a full silo. The transmit silo count registers may be examined at any time and any particular line's silo may be loaded or flushed. These operations may be performed regardless of whether the respective transmit line is enabled or not. If a line is disabled while its silo is being emptied, transmission stops after the current character has been transmitted. However, if the silo has been loaded, the silo contents will remain and upon enabling the line, transmission from the silo will resume as normal.

3.5 RECEIVER OPERATION

The receive lines in the DMZ32 are enabled by setting appropriate bits in IND.REG 1. A line must be enabled in order to receive data. All lines in each octet share a 128 character receive silo. There is no DMA mode for the receiver.

3.6 DEVICE REGISTERS AND VECTOR ASSIGNMENTS

A block of 16 words has been assigned to the registers which control the DMZ32. This block includes the base CSRs and four line registers for each octet. The base address is selected in the floating CSR range via DIP switches on the DMZ32 module. (Refer to Appendix A for the floating device addresses and vectors.)

The floating CSRs for the DMZ32 are in a contiguous block of 14 words (refer to Figure 3-1). Eight switches on the DMZ32 determine bits <12:5> of the starting address. The registers contained in this block can only be addressed by word except for the registers that are used to access a line's transmit silo. Access by word means that the instruction that operates on the register causes a data out (DATO) rather than a data out byte (DATOB) UNIBUS cycle. The DMZ32 pays no attention to the least significant UNIBUS address bit on registers that are word access only. Because of this, the register block must be located on a 20 hex address boundary. The sixteen words are allocated to the devices as shown in Figure 3-1.




Figure 3-1 DMZ32 Word Allocation of Device Control/Status Registers

3.7 CONFIGURATION CONTROL AND STATUS REGISTER (CONFIG.CSR)

The Configuration Control and Status Register has an address which establishes the rest of the remaining addresses for the DMZ32. Refer to Appendix A for the floating device addresses and vectors. This register (Figure 3-2) is used by the VAX/VMS Operating System at the time the system is being automatically configured.

The autoconfiguration routine scans each bit of the CONFIG.CSR[0] register to determine what type drivers should be loaded.

Refer to Figure 3-1.1 for a bit map overview of the DMZ32 registers.




Figure 3-1.1 DMZ32 Register Bit Map Overview





Figure 3-1.1 DMZ32 Register Bit Map Overview - Continued -

There are six interrupt vectors used by the M8398 contiguous to the first vector. There are no switches on the M8398 module that have control over the interrupt vectors as the interrupt vectors are under software control.

Refer to Table 3-1 for the bit map of the configuration control and status register (MUX.CSR[0]<15:>).

This register may be accessed with a read modify write (RMW) cycle.



NOTE:
BITS <1:0> of the UNIBUS vector address are always zero;
therefore only the top eight bits <9:2> of the UNIBUS vector
are ever loaded into CONFIG.CSR <7:0>.

Figure 3-2 Configuration Control and Status Register (CONFIG.CSR)
Bit Map

Table 3-1 Configuration Control and Status Register Functions

Bits	Title	Function
<7:0>	Vector	<p>The CONFIG.CSR<7:0> is read/write and is loaded at autoconfiguration with the vector address of vector [0]<8:2>. The six floating interrupt vector addresses are as follows:</p> <ul style="list-style-type: none"> • Vector [0]<8:2> Receive vector for FIRST octet • Vector [1]<8:2> Transmit vector for FIRST octet • Vector [2]<8:2> Receive vector for SECOND octet

Table 3-1 Configuration Control and Status Register Functions
- Continued -

Bits	Title	Function
<7:0> Cont.	Vector	<ul style="list-style-type: none"> • Vector [3]<8:2> Transmit vector for SECOND octet, • Vector [4]<8:2> Receive vector for THIRD octet, and • Vector [5]<8:2> Transmit vector for THIRD octet.

There are no switches on the DMZ32 for interrupt vectors. The six vector locations are loaded by the operating system at autoconfiguration time. The other vectors are assumed to be contiguous as shown below.

- VECTOR [0]<9:2> = 320
- VECTOR [1]<9:2> = 324
- VECTOR [2]<9:2> = 330
- VECTOR [3]<9:2> = 334
- VECTOR [4]<9:2> = 340
- VECTOR [5]<9:2> = 344

These bits are cleared upon receipt of INIT.D executing the microdiagnostic.

<8:11>	Number	CONFIG.CSR<11:8> will always be read as a binary value of three. In CONFIG.CSR<9:8> when a binary three (11) is present, a 24-line unit (three eight line groups or octets) is to be configured.
<12:15>	Interface	CONFIG.CSR<12:15> will always be read as zero and controls the loading of drivers. Since only asynchronous lines are available, only asynchronous drivers will be loaded.

3.8 DIAGNOSTIC CONTROL AND STATUS REGISTER (DIAG.CSR)

The diagnostic control and status register has an address of Device Base + 2.

The diagnostic control and status register (DIAG.CSR) is the UNIBUS window into the DMZ32. The DIAG.CSR can be thought of as a device used by the host processor in controlling trunk loopback functions, monitoring test status, requesting/reporting microcode revision numbers, and starting on-board diagnostics.

3.8.1 Diagnostic Control and Status Register (DIAG.CSR<15:0>) - Write -

The bit map for the DMZ.CSR[2]<15:0> - Write - can be seen in Figure 3-3.1. The DMZ32 only uses the upper byte (<15:8>) of this register for commands. This is for DMF32 conformity. (Refer to Table 3-2.1 for the functions performed.

This register may NOT be accessed with a RMW cycle, it can be accessed by word only.




Figure 3-3.1 Diagnostic Control and Status Register (DIAG.CSR<15:0> - Write - Bit Map

Table 3-2.1 Diagnostic Control and Status Register DIAG.CSR<15:0> - Write -

Bits	Hex	Decimal	Octal	Function/Test Description
<hr/>				
<u>WRITTEN TO DIAG CSR<15:8></u>				
<15:8>				
AA	170	252	Start Self Test	
55	85	125	Halt UBI Microcode	
2A	42	52	Read UBI Microcode Version Number	
2B	43	53	Read TIU Microcode Version Number	
2C	44	54	Read RDP Microcode Version Number	
2D	45	55	Set Local Trunk Loopback	

Table 3-2.1 Diagnostic Control and Status Register DIAG.CSR<15:0>
- Continued -

Bits	Hex	Decimal	Octal	Function/Test Description
	2E	46	56	Clear Local Trunk Loopback
	31	49	61	Set ALL Lines Loopback (EIA)
	32	50	62	Clear ALL Lines Loopback (EIA)
	33	51	63	Read T1 Status Register

3.8.2 Diagnostic Control and Status Register DIAG.CSR<15:0> - Read -

The bit map for the DIAG.CSR[2]<15:0> - Read - can be seen in Figure 3-3.2. (Refer to Table 3-2.2 for the functions performed.

This register may NOT be accessed with a RMW cycle, it can be accessed by word only.




Figure 3-3.2 Diagnostic Control and Status Register
DIAG.CSR<15:0>- Read - Bit Map

Table 3-2.2 Diagnostic Control and Status Register DIAG.CSR<15:0>

Bits	Hex	Decimal	Octal	Function/Test Description
<15>	(Valid Data Flag)			This bit is used to indicate if the content of the diagnostic register is valid. If it is not set, the microcode is still executing the selftest.

Table 3-2.2 Diagnostic Control and Status Register DIAG.CSR<15:0>
- Continued -

Bits	Hex	Decimal	Octal	Function/Test Description
<14>	(Status or Error Flag)			This bit indicates if the content of the diagnostic register is a status return or an error return. 0 = Status 1 = Error

<13:0> (Status or Error Return)

Refer to Table 4-1 for details.

3.9 OCTET CONTROL AND STATUS REGISTER (OCTET.CSR) - Read/Write -

The Octet Control and Status Register (OCTET.CSR<15:0>) has an address of Octet Base + 0. The bit map for the OCTET.CSR<15:0> can be seen in Figure 3-4. (Refer to Table 3-3 for the bit functions performed by this register.)

This register may NOT be accessed with a RMW cycle.




Figure 3-4 Octet Control and Status Register (OCTET.CSR) Bit Map

Table 3-3 Octet Control and Status Register Functions

Bits	Title	Function
<15>	Transmitter Ready	This bit is set when an enabled line (pointed to by OCTET.CSR<10:8>) has loaded the last character from the silo into the respective line holding register.

This read/write bit is cleared by a Master Reset, INIT, or the act of reading this register.

<14> Transmit
Interrupt
Enable

When set, this bit allows interrupt requests to be made to the transmit vector when TX.RDY is set.

A Master Reset or INIT clears this read/write bit.

<13> Transmit
DMZ.NXM
Error

This bit is used only when the respective line is in DMA mode. This bit is set for the indicated line if the DMZ32 UNIBUS controller either did not receive a SSYN at least 32 microseconds after issuing a MSYN, or the controller could not become bus master for at least 32 microseconds after having asserted BUS NPR. OCTET.CSR <2:0> points to the line in error.

This read only bit is cleared when the program reads this register, by Master Reset, or an INIT.

<12> - Not Used -

<11> - Not Used -

<10:8> Transmit
Line
Number

When TX.RDY is set, the Transmit Line contains the number of the line whose silo has become empty. These bits are read only, and are cleared by a Master Reset, INIT, or the act of reading this register.

<7> Receive
Data
Available

This Read ONLY bit is set whenever data is available in the receive silo and is automatically cleared when the receive silo is empty.

Receive Data Available (RX.DATA.AVAIL) is cleared by a Master Reset or INIT.

<6> Receive
Interrupt
Enable

When this read/write bit is set, interrupt requests can be made to the receive vector under the following conditions:

- Receive Data Available has been set for longer than the timeout period
- 64 characters have entered the receive silo

Table 3-3 Octet Line Control and Status Register Functions
- Continued -

Bits	Title	Function
<hr/>		
		This read/write bit is cleared by a Master Reset or INIT.
<5>	Master Reset	When this read/write bit is set, a Master Reset is initiated. This bit remains set while resetting is taking place and is cleared after Master Reset has occurred. This bit will remain set after a self-test failure. The program should not access device registers of the octet being reset (other than this one) while reset is occurring. Writing to this register while a Master Reset is taking place has no effect. Master Reset takes up to 500 microseconds.

NOTE

Performing the Master Reset function only affects one octet. Each octet must be individually reset.

<4:3>	Indirect Register Number	These read/write bits point to one of four (4) indirect registers. These bits are automatically cleared by Master Reset or INIT.
<2:0>	Indirect Register Line Number	These read/write bits point to one of eight (8) indirect register groups. This register is accessed through location Octet Base + 6. These bits are automatically cleared by Master Reset or INIT.

3.10 LINE PARAMETER REGISTER (LINE.PAR.REG<15:0>) - Read/Write

The Line Parameter Register has an address of Octet Base + 2. The bit map for the line parameter register can be seen in Figure 3-5. Refer to Table 3-4 for individual bit functions.

This register may be accessed with a RMW cycle.

NOTE

The line parameter register should ALWAYS be loaded with the parameter for the particular line before the line is enabled (even if the parameters are all zeros).

Bits <2:0> are used to specify the line number when writing only. When reading, OCTET.CSR <2:0> selects the line number.




Figure 3-5 Line Parameter Register (LINE.PAR.REG.<15:0>)

Table 3-4 Line Parameter Register Functions

Bits	Title	Function
<15:12>	Transmit Baud Rate	When a line is selected, these bits specify one of the following 14 transmit baud rates:
Bits <15:12>		Baud Rate
	0000	50 Baud
	0001	75 Baud
	0010	110 Baud
	0011	134.5 Baud
	0100	150 Baud
	0101	300 Baud

Table 3-4 Line Parameter Register Functions - Continued -

Bits	Title	Function																														
		<table><tr><td>0110</td><td>600</td><td>Baud</td></tr><tr><td>0111</td><td>1200</td><td>Baud</td></tr><tr><td>1000</td><td>1800</td><td>Baud</td></tr><tr><td>1001</td><td>2000</td><td>Baud</td></tr><tr><td>1010</td><td>2400</td><td>Baud</td></tr><tr><td>1100</td><td>4800</td><td>Baud</td></tr><tr><td>1110</td><td>9600</td><td>Baud</td></tr><tr><td>1111</td><td>19200</td><td>Baud</td></tr></table>	0110	600	Baud	0111	1200	Baud	1000	1800	Baud	1001	2000	Baud	1010	2400	Baud	1100	4800	Baud	1110	9600	Baud	1111	19200	Baud						
0110	600	Baud																														
0111	1200	Baud																														
1000	1800	Baud																														
1001	2000	Baud																														
1010	2400	Baud																														
1100	4800	Baud																														
1110	9600	Baud																														
1111	19200	Baud																														
<11:8>	Receive Baud Rate	Split baud rate capability is supported. When a line is selected, the receive baud rate specifies the selected receiver's baud rate. <table><tr><th>Bits <15:12></th><th>Baud Rate</th></tr><tr><td>0000</td><td>50 Baud</td></tr><tr><td>0001</td><td>75 Baud</td></tr><tr><td>0010</td><td>110 Baud</td></tr><tr><td>0011</td><td>134.5 Baud</td></tr><tr><td>0100</td><td>150 Baud</td></tr><tr><td>0101</td><td>300 Baud</td></tr><tr><td>0110</td><td>600 Baud</td></tr><tr><td>0111</td><td>1200 Baud</td></tr><tr><td>1000</td><td>1800 Baud</td></tr><tr><td>1001</td><td>2000 Baud</td></tr><tr><td>1010</td><td>2400 Baud</td></tr><tr><td>1100</td><td>4800 Baud</td></tr><tr><td>1110</td><td>9600 Baud</td></tr><tr><td>1111</td><td>19200 Baud</td></tr></table>	Bits <15:12>	Baud Rate	0000	50 Baud	0001	75 Baud	0010	110 Baud	0011	134.5 Baud	0100	150 Baud	0101	300 Baud	0110	600 Baud	0111	1200 Baud	1000	1800 Baud	1001	2000 Baud	1010	2400 Baud	1100	4800 Baud	1110	9600 Baud	1111	19200 Baud
Bits <15:12>	Baud Rate																															
0000	50 Baud																															
0001	75 Baud																															
0010	110 Baud																															
0011	134.5 Baud																															
0100	150 Baud																															
0101	300 Baud																															
0110	600 Baud																															
0111	1200 Baud																															
1000	1800 Baud																															
1001	2000 Baud																															
1010	2400 Baud																															
1100	4800 Baud																															
1110	9600 Baud																															
1111	19200 Baud																															
<7>	Stop Code	This bit specifies the number of stop bits for the selected line as follows: <ul style="list-style-type: none">• logic 0 = 1 stop bit• logic 1 = 2 stop bits																														
<6>	Even/Odd Parity	When parity enable is set, even/odd parity specifies which parity is being used as follows: <ul style="list-style-type: none">• Logic 0 = odd character parity• Logic 1 = even character parity																														
<5>	Parity Enable	When set, this bit causes a parity bit to be generated on transmission. The parity bit is checked and stripped on reception of the selected line.																														

Table 3-4 Line Parameter Register Functions - Continued -

Bits	Title	Function
<4:3>	Character	<p>These two bits specify the character length (not counting start, stop, and parity bits, if enabled) for the selected line as follows:</p> <p>00 = 5 bits per character 01 = 6 bits per character 10 = 7 bits per character 11 = 8 bits per character</p>
<2:0>	Line Select	<p>These bits contain the binary number of the line whose parameter are to be written. Selection of a particular line for reading is done by way of OCTET.CSR<2:0>.</p>

3.11 RECEIVE BUFFER REGISTER (RX.BUF<15:0>) - Read Only -

The receive buffer register has an address of Octet Base + 4. Refer to Figure 3-6 for the bit map of the receive buffer register and Table 3-5 for the functions of each bit contained in this register.

It is through the receive buffer register that the program accesses the receive silo. Every time this register is read, data words in the silo shift down by one position. Successive read cycles access successive silo entries. This receive silo not only contains receive characters and associated status information, but also contains data set change information.

Master Reset or INIT flushes the silo.

This register may NOT be accessed with a RMW cycle.




Figure 3-6 Receive Buffer Register (RX.BUF) - Read Only - Bit Map

Table 3-5 Receive Buffer Register Functions

Bits	Title	Function
<15>	Data Valid	When this bit is set, the remaining bits are valid. This bit is set when data is loaded into the receive buffer register. This bit will remain set as long as there is data in the buffer. This bit is cleared by Master Reset, INIT, or when the receive buffer becomes empty.
<14>	Overrun Error	This bit is only useful if Data Set Change (RX.BUF<11>) is clear. This bit is set if one or more previous characters were lost on the line due to the silo being full.
<13>	Framing Error	This bit is only useful if Data Set Change (RX.BUF<11>) is clear. This bit is set if the line on which the character was received was in the spacing (0) state at the time the first stop bit was sampled.

Table 3-5 Receive Buffer Register Functions - Continued

Bits	Title	Function
<12>	Parity Error	This bit is only useful if the Data Set Change (RX.BUF<11>) is clear. If parity error has been enabled for the line on which the character is received, and the character is received incorrectly, this bit will be set.
<11>	Data Set Change	When this bit is set, RX.BUF<7:0> is zero, RX.BUF<10:8> contains the line number of the modem line that has changed.
<10:8>	Receive Line Number	These bits contain the binary number of the line on which a character was received and a data set change experienced.
<7:0>	Receive Character	<p>These bits contain the received character only if RX.BUF<11> is clear. If parity is enabled, the parity bit is stripped off. Characters less than eight bits in length are right justified with the high order bits set to zero.</p> <p>If RX.BUF<11> is set, then RX.BUF<7:0> will be zero and the program should read the RX.MODEM signal.</p>

3.12 RECEIVE SILO PARAMETER REGISTER (RSP.REG<15:0>) - Write Only -

The receive silo parameter register has an address of Octet Base + 4. This register is write only and is accessed by word. The receive silo parameter register contains the receive silo alarm timeout. Refer to Figure 3-7 for the bit map of the receive silo parameter register.

This register may NOT be accessed by a RMW cycle.




Figure 3-7 Receive Silo Parameter Register (RSP.REG) - Write Only Bit Map

Table 3-6 Receive Silo Parameter Register Functions

Bits	Title	Function
<hr/>		
<15:8>		Reserved Bits
<7:0>	Receive Silo Alarm Timeout	<p>These bits specify the silo alarm timeout period. An interrupt will be generated if data has been sitting in the silo for a time equal to or longer than the timeout period. Every time the receive silo is read, a Master Reset occurs or an INIT occurs, restarting the internal timer.</p> <p>The timeout period can range from 0 to approximately 255 milliseconds. Loading a value of zero into this register causes an infinite timeout.</p> <p>The following shows progression of how these eight bits specify the silo alarm rate:</p> <ul style="list-style-type: none"> • 00000000 = Infinite timeout • 00000001 = Approximately 1 milli-seconds timeout. • 00000010 = Approximately 2 milli-seconds timeout. • 00000011 = Approximately 3 milli-seconds timeout.

Table 3-6 Receive Silo Parameter Register Functions - Continued

Bits	Title	Function
<7:0> - Continued		

- 11111111 = Maximum timeout, approximately 255 milliseconds.

Approximately 1 millisecond is added for each bit increment. This timer is based on microcode loops and is not very accurate. The receive silo alarm timeout is set to a value of 1 after a Master Reset or INIT.

3.13 INDIRECT REGISTERS

There are 32 indirect registers associated with each octet of the DMZ32. Only the generic indirect registers are covered in this chapter. The generic indirect registers covered are IND.REG 0, IND.REG 1, IND.REG 2, and IND.REG 3.

The indirect registers are addressed by the five-bit address in the Octet Control and Status Register <4:0>. The lower three bits of the address OCTET.CSR<2:0> indicate the line number being referenced, and the upper two bits OCTET.CSR<4:3> select which indirect register of that line is being accessed.

3.14 INDIRECT REGISTER (IND.REG[0]<15:0>) - Write Only -

The indirect register [0] has an address of Octet Base + 6. This write only register should be written to only while in the PROGRAMMED Mode of operation. In the DMA Mode of operation writing to this register will still load characters into the TX silo. This is permissible but will result in the mixing of the two data streams.

Writing to this register enters one or two characters into the 32 character transmit silo for the selected line. If the write to this register is a WORD, for example; UNIBUS DATO, then two characters are loaded into the silo. The character in the lower byte is loaded into the silo first. If the write to this register is a BYTE, for example UNIBUS DATOB, then only the lower byte is loaded into the silo, and the high order character is ignored.

The bit map for the indirect register 0 - Write Only - can be seen in Figure 3-8.

This register may NOT be accessed with a RMW cycle.




Figure 3-8 Indirect Register (IND.REG[0]<15:0>) Bit Map - Write Only -

Table 3-7 Indirect Register 0 Functions

Bits	Title	Function
<15:0>	Transmit Character Buffer	This register is reserved for data that is being transmitted.

3.15 INDIRECT REGISTER (IND.REG[0]<15:0>) - Read Only -

The indirect register [0] has an address of Octet Base + 6. The bit map for indirect register (IND>REG[0]<15:0>) - Read Only - can be seen in Figure 3-9.

This register may NOT be accessed by a RMW cycle.




Figure 3-9 Indirect Register (IND.REG[0]<15:0>) Bit Map - Read Only

Table 3-8 Indirect Register 0 - Read Only - Functions

Bits	Title	Function
<15:8>	Receive Modem Status	This byte contains the receive modem status for the selected line. All modem signals represented in this register come from the data communications equipment (DCE). The MODEM.RX byte is updated after a Master Reset or INIT but not flagged in the RX silo. If the receive silo is full and data set change enable (IND.REG[1]<5>) is set, a data set change will be flagged only after the silo becomes non-full. In this way, data set changes are not lost when the RX silo is full.
<15>	Data Set Ready	This bit reflects the state of the Data Set line (RS232C circuit CC) coming from the modem connected to the selected line.
<14>	Ring Indicator	This bit reflects the state of the Ring Indicator line (RS232C circuit CE) coming from the modem connected to the selected line.

Table 3-8 Indirect Register 0 - Read Only - Functions -
Continued

Bits	Title	Function
<13>	Carrier Detect	This bit reflects the state of the Received Line Signal Detector line (RS232C circuit CF) coming from the modem connected to the selected line.
<12>	Clear to Send	This bit reflects the state the Clear to Send line (RS232C circuit CB) coming from the modem connected to the selected line.
<11>	Not Used	
<10>	User Receive	This bit is connected to pin 25 of the RS232C connector on the distribution panel. This bit may be used for whatever purpose the user desires.
<9:8>	Not Used	
<7:0>	Transmit Silo Count	These bits contain the number of entries in the 32-character transmit silo for a selected line. They are cleared after Master Reset or INIT.

3.16 INDIRECT REGISTER (IND.REG[1]<15:0>) - Read/Write -

The indirect register [1] has an address of Octet Base + 6. This read/write register is cleared by a Master Reset or INIT. This register must be loaded with the appropriate information prior to using a line after Master Reset.

The bit map for the indirect register (IND.REG[1]<15:0>) read/write can be seen in Figure 3-10.

This register may be accessed by a RMW cycle.




Figure 3-10 Indirect Register (IND.REG[1]<15:0>) Bit Map - Read/Write -

Table 3-9 Indirect Register 1 - Read/Write - Functions

Bits	Title	Function
<15:8>	Modem Transmit	<p>These read/write bytes represent the transmit modem signals for the selected line.</p> <p>These bits are cleared by an INIT but not by a Master Reset. The modem signal lines always follow these bits.</p>

Table 3-9 Indirect Register 1 - Read/Write - Functions -
Continued

Bits	Title	Function
<15>	Preempt	This bit is set by the program to preempt silo output. The user may then load the transmit character indirect register. The low byte that is loaded by the user will then be the next character to be transmitted. This allows the program to interrupt PROGRAMMED or DMA transmission to send a character (presumably an XON or XOFF) and then continue the PROGRAMMED or DMA transmission. When this process is performed, take note that there is no loss of characters or data. The preempt character is simply inserted into the effective transmit output stream of data. When indirect register 0 is loaded, this bit is automatically cleared. This bit is cleared by Master Reset or INIT.
<14:13>	- Not Used -	
<12>	Request To Send	This bit controls the Request to Send Line (EIA RS232C circuit CA) that is connected to the modem. When this bit is set, the Request to Send line is in the ON condition. When this bit is clear, the Request to Send line is in the OFF condition.
<11>	- Not Used -	
<10>	Data Signal Rate Select	This bit controls the Data Signal Rate Select line (EIA RS232C circuit CH) that is connected to the modem. When this bit is set, the Data Signal Rate Select line is in the ON condition. When this bit is clear, the Data Signal Rate Select line is in the OFF condition.

Table 3-9 Indirect Register 1 - Read/Write - Functions -
Continued

Bits	Title	Function
<9>	Data Terminal Ready	This bit controls the Data Terminal line (EIA RS232C circuit CD) that is connected to the modem. When this bit is set, the Data Terminal Ready line is in the ON condition. When this bit is clear, the Data Terminal Ready line is in the OFF condition.
<8>	User Transmit	This line is connected to pin 18 of the line's 25-pin RS232C connector on the distribution panel. This pin is an EIA RS232C unassigned pin. This line and the pin associated with it may be used for whatever purpose the user desires.
<7:0>	Line Control	These read/write bits are cleared by a Master Reset or INIT. These bits must be loaded with the appropriate information prior to using a line after a Master Reset has been generated.
<7:6>	Maintenance Control Function	<p>These maintenance bits have the following meanings:</p> <p>00 Normal Operation</p> <p>01 <u>Automatic Echo Mode.</u> In this mode of operation data is put into the received silo and automatically retransmitted regardless of the state of TX.ENA) at the same baud rate as the transmitter. RX.ENA must be set for this mode to work. Normal transmitter operation is not inhibited in this mode.</p>

Table 3-9 Indirect Register 1 - Read/Write - Functions -
Continued

Bits	Title	Function
<7:6>	Maintenance Control Function - Continued -	
		10 <u>Internal Line Loopback</u> In this mode of operation, the specific line's output is internally connected to the line's input (within the distribution panel). Received data is looped back. All modem signals are looped back when operating in this mode.
		11 <u>Shared RAM Loopback</u> In this mode of operation, the specific line's output is internally connected to the line's input. All data and modem signals are looped back at the UBI - TIU interface (Shared RAM).
<5>	Data Set Change Enable	When set, this bit enables the multiplexer to search for a transition in the modem receive signals for the selected line. When such a transition is found, the result is that the entry into the receive silo will have the Data Set Change bit set.
<4>	Flush TX Silo	The setting of this bit causes the transmit silo for the selected line to be flushed and DMA terminated. Disabling the transmitter does not cause the silo to be flushed. Disabling the transmitter simply inhibits character transmission. After the silo has been flushed, this bit is automatically cleared and TX.RDY is set.

Table 3-9 Indirect Register 1 - Read/Write - Functions -
Continued

Bits	Title	Function
<3>	Break	When this bit is set, the EIA Data line transmits spaces after the current character has finished being serialized. Transmission resumes after the break is cleared.
<2>	Receive Enable	When this bit is set, the receiver for the selected line is enabled. When this bit is clear, the receiver for the selected line is disabled. If receive enable is set to zero while a character is being assembled, then the character is lost.
<1>	Tx Auto XON/XOFF	When this bit is set, the receipt of an XOFF causes the transmit enable bit to be reset. The receipt of an XON causes the bit to be set. The XON/XOFF character is put into the RX silo if the receiver is enabled.
<0>	Transmit Enable	When this bit is set, the transmitter for the selected line is enabled. When this bit is clear, the transmitter for the selected line is disabled. If transmit enable is cleared while a character is being transmitted, then the disabling of the transmitter occurs after the complete character has been transmitted. Reception of an XON or XOFF character sets or resets this bit if IND.REG [1] <2> is set.

3.17 INDIRECT REGISTER (IND.REG[2]<15:0>) - Read/Write -

The indirect register [2] has an address of Octet Base +6. This read/write register is not cleared by a Master Reset or INIT. After a read or write to the buffer address register, OCTET.CSR<4:3> is automatically incremented to point to the respective line's DMA character count register.

The buffer address register is meaningful only if the respective line is in the DMA mode of operation. This register should be loaded with the lower 16 bits of the DMA buffer address for the respective line. Writing to this register while the DMA character count is non-zero will have unpredictable results.

Refer to the Figure 3-11 for the bit map of the indirect register (IND.REG[2]) and to Table 3-10 for the function of the bits contained in this register.

If a DMA error is encountered, the line will be taken out of DMA mode. The register will contain the address which caused the error.

This register may be accessed with a RMW cycle.



Figure 3-11 Indirect Register (IND.REG[2]<15:0>) Bit Map - Read/Write -

Table 3-10 Indirect Register 2 - Read/Write - Functions - Continued

Bits	Title	Function
<15:0>	Transmit Buffer Address	The lower 16 bits of the DMA buffer address.

3.18 INDIRECT REGISTER (IND.REG[3]<15:0>) - Read/Write -

The indirect register [3] has an address of Octet Base + 6. This read/write register contains the DMA character count and the upper two bits of the transmit buffer address. Writing to these registers initiates a DMA transfer. Refer to the Figure 3-12 for the bit map of indirect register (IND.REG[3]) and to Table 3-11 for the function of the bits contained in this register.

The DMA character count is cleared by a Master Reset or INIT. The two address bits are not cleared. If a DMA error is encountered, the DMA character count will be set to zero. Bits <15:14> will contain the UNIBUS address bit <17:16> which caused the error.

This register may be accessed by a RMW cycle.




Figure 3-12 Indirect Register (IND.REG[3]<15:0>) Bit Map - Read/Write -

Table 3-11 Indirect Register 3 - Read/Write - Functions - Continued

Bits	Title	Function
<15:14>	Transmit Buffer Address	These bits <17:16> contain the UNIBUS address bits.
<13:0>	DMA Character Count	These bits contain the respective line's 14-bit character counts.

NOTE

As characters are fetched via DMA cycles, the DMA character count is decremented. Writing to this register while the DMA character count is non-zero will have unpredictable results.

CHAPTER FOUR SERVICE

4.1 INTRODUCTION

This chapter describes field replaceable units (FRU's), remove/replace procedures, preventive maintenance, self test, diagnostics and removal/replacement procedures.

4.2 DMZ32 FIELD REPLACEABLE UNITS

The DMZ32 is designed for ease of maintainability. Internal microdiagnostics and system diagnostics aid in isolating the fault to a specific FRU. The FRUs of the DMZ32 are as follows:

- UNIBUS Interface Module (M8398)
- H3014 Processor Module (29-24797-00)
- H3014 Expansion Module (29-24798-00)
- H3014 Power Supply Assembly (29-24799-00)
- H3014 Fan (29-24800-00)
- H3014 Chassis with I/O Panel (29-24796-00)
- 10 foot internal cable (BC22N-10)
- 15 foot external cable (BC18L-15)

For the removal/replacement procedures for each of the FRUs refer to section 4.13.

4.3 PREVENTIVE MAINTENANCE

There is no scheduled preventive maintenance performed on the DMZ32. However, when system preventive maintenance is performed, the following should be checked:

- Check the voltages on the DD11-DK backplane
- Check the voltages on the processor module of the H3014 distribution panel
- Check the voltages on the expansion module of the H3014 distribution panel
- Check H3014 distribution panel fan operation

DD11-DK Voltage Test Points

+5V (CA2)
+15V (CU1)

H3014 Voltage Test Points

Processor Module (Second Module) - Figure 4-1

TP14 (BLACK) = Ground
TP13 (RED) = +5V
TP12 (BLUE) = +12V
TP11 (WHITE) = -12V




Figure 4-1 Processor Module Test Points

Expansion Module (Top Module) - Figure 4-2

TP14 (BLACK) = Ground
TP13 (RED) = +5V
TP12 (BLUE) = +12V
TP11 (WHITE) = -12V




Figure 4-2 Expansion Module Test Points

Power Supply Assembly - Figure 4-3

TB1-1 \
 TB1-2 } - Input Line Voltage
 TB1-3 /
 TB1-4 - NOT USED
 TB1-5 - -12V
 TB1-6 - +12V
 TB1-7 - Chassis Ground
 TB1-8 - +5V




Figure 4-3 Power Supply Assembly Test Points

4.4 SELF-TEST DIAGNOSTIC

The self-test diagnostic for the DMZ32 is an on-board Read Only Memory (ROM) based microdiagnostic. The self-test diagnostic is executed during the following:

- Power-up
- When self-test pushbutton is pressed
- At UNIBUS initialization
- When writing aa00 (hex) to the diagnostic register

The results of the ROM based microdiagnostics can be seen by reading the eight (8) Light-emitting Diodes (LEDs) that are mounted on the M8398 module. Refer to Figure 4-4 for the proper orientation of how the LEDs are numbered. Refer to Table 4-1 for the LED coded display, the function tested when a display is seen, and the field replacable unit that is faulty for each display.

When the self-test diagnostic is finished, and everything has passed the self-test, the LED's cycle in a rotating pattern that repeats over and over. The pattern repeats from the MSB (LED 7) through the LSB (LED 0).




Figure 4-4 M8398 LEDs

Table 4-1 M8398 Coded LED Display

M8398 LEDs								Function Tested		Diagnostic LEDs		
7	6	5	4	3	2	1	0	FRU		Hex	Decimal	Octal
									Illegal Code	00	00	00
							•	M8398	Q Register Condition Code	01	01	01
							•	M8398	Working Registers 0-7	02	02	02
							• •	M8398	Working Registers 8-18	03	03	03
							•	M8398	MSB of "A" & "B" Address of Working Register	04	04	04
							• •	M8398	Subroutine calls (4 Levels)	05	05	05
							• •	M8398	Set Negative Bit	06	06	06
							• • •	M8398	Set Carry Bit	07	07	07
							•	M8398	Clear N Bit, C Bit	08	08	10
							• •	M8398	XOR Function, AUX Z Bit	09	09	11
							• •	M8398	Rotate Left, Rotate Right WR & Q Register	0A	10	12
							• • •	M8398	Mask Function	0B	11	13
							• •	M8398	Negate Function	0C	12	14
							• • •	M8398	Decrement Function	0D	13	15
							• • •	M8398	OR Function	0E	14	16
							• • • •		- Not Used -	0F	15	17
							•		- Not Used -	10	16	20
							• •		- Not Used -	11	17	21
							•		- Not Used -	12	18	22
							• • •	M8398	Shared RAM (Addressing)	13	19	23
							• •	M8398	Shared RAM (Data)	14	20	24

Table 4-1 M8398 Coded LED Display - Continued -

M8398 LEDs								Function Tested		Diagnostic LEDs		
7	6	5	4	3	2	1	0	FRU		Hex	Decimal	Octal
			•		•		•	M8398	LS Addressing (1K Sections) EA PADR<1:>	15	21	25
			•		•	•		M8398	LS Addressing (.256K Blocks) COMF<24:25>	16	22	26
			•		•	•	•	M8398	LS Addressing (Direct Space) COMJ<23:16>	17	23	27
			•	•				M8398	LS Addressing (Process Space) PROC<2:0>	18	24	30
			•	•			•	M8398	LS Data Indirect LO Octet 0	19	25	31
			•	•			•	M8398	LS Data Indirect HI Octet 0	1A	26	32
			•	•		•	•	M8398	LS Data Indirect LO Octet 1	1B	27	33
			•	•	•			M8398	LS Data Indirect HI Octet 1	1C	28	34
			•	•	•		•	M8398	LS Data Indirect LO Octet 2	1D	29	35
			•	•	•	•		M8398	LS Data Indirect HI Octet 2	1E	30	36
			•	•	•	•	•	M8398	LS Data Indirect LO Maintenance Space	1F	31	37
		•						M8398	LS Data Indirect Hi Maintenance Space	20	32	40
		•					•	M8398	Starting DMA Tests	21	33	41
		•				•		M8398	Slave Sync Time-Out During DMA DATO	22	34	42
		•				•	•	M8398	Data Compare Error On DMA DATO	23	35	43

Table 4-1 M8398 Coded LED Display - Continued -

M8398 LEDs								Function Tested		Diagnostic LEDs		
7	6	5	4	3	2	1	0	FRU		Hex	Decimal	Octal
		•			•			M8398	Slave Sync Time-Out On DMA DATI	24	36	44
		•			•		•	M8398	Data Compare Error On DMA DATI	25	37	45
		•			•	•		M8398	Failed To Become Master On DATO or DATI	26	38	46
		•			•	•	•		- Reserved -	27	39	47
		•		•				M8398	Starting TIU Self-Test	28	40	50
		•		•			•	M8398	TIU 2901	29	41	51
		•		•		•		M8398	TIU 2901	2A	42	52
		•		•		•	•	M8398	TIU 2901	2B	43	53
		•		•	•			M8398	TIU Shared RAM	2C	44	54
		•		•	•		•	M8398	TIU Micro-Sequencer	2D	45	55
		•		•	•	•		M8398	TIU Micro-Sequencer	2E	46	56
		•		•	•	•	•	M8398	TIU Micro-Sequencer	2F	47	57
		•	•					M8398	TIU Local Store	30	48	60
		•	•				•	M8398	TIU Local Store	31	49	61
		•	•			•		M8398	TIU T1 Interface	32	50	62
		•	•			•	•	M8398	TIU T1 Interface	33	51	63
		•	•		•			M8398	TIU A23 Channel	34	52	64
		•	•		•		•	M8398	T1 Link Synchronization Failure	35	53	65
		•	•		•	•			- Reserved -	36	54	66
		•	•		•	•	•		- Reserved -	37	55	67
		•	•	•					- Reserved -	38	56	70

Table 4-1 M8398 Coded LED Display - Continued -

M8398 LEDs								Function Tested		Diagnostic LEDs		
7	6	5	4	3	2	1	0	FRU		Hex	Decimal	Octal
		•	•	•			•		- Reserved -	39	57	71
		•	•	•		•			- Reserved -	3A	58	72
		•	•	•		•	•		- Reserved -	3B	59	73
		•	•	•	•				- Reserved -	3C	60	74
		•	•	•	•		•		- Reserved -	3D	61	75
		•	•	•	•	•			- Reserved -	3E	62	76
		•	•	•	•	•	•		- Reserved -	3F	63	77
	•							M8398	Internal Local T1 Data Path [Octet 0, Line 0]	40	64	100
	•						•	M8398	Internal Local T1 Data Path [Octet 0, Line 1]	41	65	101
	•					•		M8398	Internal Local T1 Data Path [Octet 0, Line 2]	42	66	102
	•					•	•	M8398	Internal Local T1 Data Path [Octet 0, Line 3]	43	67	103
	•				•			M8398	Internal Local T1 Data Path [Octet 0, Line 4]	44	68	104
	•				•		•	M8398	Internal Local T1 Data Path [Octet 0, Line 5]	45	69	105
	•				•	•		M8398	Internal Local T1 Data Path [Octet 0, Line 6]	46	70	106
	•				•	•	•	M8398	Internal Local T1 Data Path [Octet 0, Line 7]	47	71	107
	•			•				M8398	Internal Local T1 Data Path [Octet 1, Line 0]	48	72	110
	•			•			•	M8398	Internal Local T1 Data Path [Octet 1, Line 1]	49	73	111

Table 4-1 M8398 Coded LED Display - Continued -

M8398 LEDs								Function Tested		Diagnostic LEDs		
7	6	5	4	3	2	1	0	FRU		Hex	Decimal	Octal
	•			•		•		M8398	Internal Local T1 Data Path [Octet 1, Line 2]	4A	74	112
	•			•		•	•	M8398	Internal Local T1 Data Path [Octet 1, Line 3]	4B	75	113
	•			•	•			M8398	Internal Local T1 Data Path [Octet 1, Line 4]	4C	76	114
	•			•	•		•	M8398	Internal Local T1 Data Path [Octet 1, Line 5]	4D	77	115
	•			•	•	•		M8398	Internal Local T1 Data Path [Octet 1, Line 6]	4E	78	116
	•			•	•	•	•	M8398	Internal Local T1 Data Path [Octet 1, Line 7]	4F	79	117
	•		•					M8398	Internal Local T1 Data Path [Octet 2, Line 0]	50	80	120
	•		•				•	M8398	Internal Local T1 Data Path [Octet 2, Line 1]	51	81	121
	•		•			•		M8398	Internal Local T1 Data Path [Octet 2, Line 2]	52	82	122
	•		•			•	•	M8398	Internal Local T1 Data Path [Octet 2, Line 3]	53	83	123
	•		•		•			M8398	Internal Local T1 Data Path [Octet 2, Line 4]	54	84	124
	•		•		•		•	M8398	Internal Local T1 Data Path [Octet 2, Line 5]	55	85	125
	•		•		•	•		M8398	Internal Local T1 Data Path [Octet 2, Line 6]	56	86	126
	•		•		•	•	•	M8398	Internal Local T1 Data Path [Octet 2, Line 7]	57	87	127
	•		•	•				M8398	Manual T1 Connector Data Path [Octet 0, Line 0]	58	88	130

Table 4-1 M8398 Coded LED Display - Continued -

M8398 LEDs								Function Tested		Diagnostic LEDs		
7	6	5	4	3	2	1	0	FRU		Hex	Decimal	Octal
	•		•	•			•	M8398	Manual T1 Connector Data Path [Octet 0, Line 1]	59	89	131
	•		•	•			•	M8398	Manual T1 Connector Data Path [Octet 0, Line 2]	5A	90	132
	•		•	•			•	M8398	Manual T1 Connector Data Path [Octet 0, Line 3]	5B	91	133
	•		•	•	•			M8398	Manual T1 Connector Data Path [Octet 0, Line 4]	5C	92	134
	•		•	•	•		•	M8398	Manual T1 Connector Data Path [Octet 0, Line 5]	5D	93	135
	•		•	•	•	•		M8398	Manual T1 Connector Data Path [Octet 0, Line 6]	5E	94	136
	•		•	•	•	•	•	M8398	Manual T1 Connector Data Path [Octet 0, Line 7]	5F	95	137
	•	•						M8398	Manual T1 Connector Data Path [Octet 1, Line 0]	60	96	140
	•	•					•	M8398	Manual T1 Connector Data Path [Octet 1, Line 1]	61	97	141
	•	•					•	M8398	Manual T1 Connector Data Path [Octet 1, Line 2]	62	98	142
	•	•					•	M8398	Manual T1 Connector Data Path [Octet 1, Line 3]	63	99	143
	•	•			•			M8398	Manual T1 Connector Data Path [Octet 1, Line 4]	64	100	144
	•	•			•		•	M8398	Manual T1 Connector Data Path [Octet 1, Line 5]	65	101	145
	•	•			•	•		M8398	Manual T1 Connector Data Path [Octet 1, Line 6]	66	102	146
	•	•			•	•	•	M8398	Manual T1 Connector Data Path [Octet 1, Line 7]	67	103	147

Table 4-1 M8398 Coded LED Display - Continued -

M8398 LEDs								Function Tested		Diagnostic LEDs		
7	6	5	4	3	2	1	0	FRU		Hex	Decimal	Octal
	•	•		•				M8398	Manual T1 Connector Data Path [Octet 2, Line 0]	68	104	150
	•	•		•			•	M8398	Manual T1 Connector Data Path [Octet 2, Line 1]	69	105	151
	•	•		•		•		M8398	Manual T1 Connector Data Path [Octet 2, Line 2]	6A	106	152
	•	•		•		•	•	M8398	Manual T1 Connector Data Path [Octet 2, Line 3]	6B	107	153
	•	•		•	•			M8398	Manual T1 Connector Data Path [Octet 2, Line 4]	6C	108	154
	•	•		•	•		•	M8398	Manual T1 Connector Data Path [Octet 2, Line 5]	6D	109	155
	•	•		•	•	•		M8398	Manual T1 Connector Data Path [Octet 2, Line 6]	6E	110	156
	•	•		•	•	•	•	M8398	Manual T1 Connector Data Path [Octet 2, Line 7]	6F	111	157
	•	•	•						- NOT USED -	70	112	160
	•	•	•				•		- NOT USED -	71	113	161
	•	•	•			•			- NOT USED -	72	114	162
	•	•	•			•	•		- NOT USED -	73	115	163
	•	•	•		•				- NOT USED -	74	116	164
	•	•	•		•		•		- NOT USED -	75	117	165
	•	•	•		•	•			- NOT USED -	76	118	166
	•	•	•		•	•	•		- NOT USED -	77	119	167
	•	•	•	•					- NOT USED -	78	120	170
	•	•	•	•			•		- NOT USED -	79	121	171
	•	•	•	•		•			- NOT USED -	7A	122	172

Table 4-1 M8398 Coded LED Display - Continued -

M8398 LEDs								Function Tested		Diagnostic LEDs		
7	6	5	4	3	2	1	0	FRU		Hex	Decimal	Octal
	•	•	•	•		•	•		- NOT USED -	7B	123	173
	•	•	•	•	•				- NOT USED -	7C	124	174
	•	•	•	•	•		•		- NOT USED -	7D	125	175
	•	•	•	•	•	•			- NOT USED -	7E	126	176
	•	•	•	•	•	•	•	H3014 Processor	H3014 Self-Test Failure	7F	127	177
•								H3014 Processor	Internal EIA Data Path [Octet 0, Line 0]	80	128	200
•							•	H3014 Processor	Internal EIA Data Path [Octet 0, Line 1]	81	129	201
•						•		H3014 Processor	Internal EIA Data Path [Octet 0, Line 2]	82	130	202
•						•	•	H3014 Processor	Internal EIA Data Path [Octet 0, Line 3]	83	131	203
•					•			H3014 Processor	Internal EIA Data Path [Octet 0, Line 4]	84	132	204
•					•		•	H3014 Processor	Internal EIA Data Path [Octet 0, Line 5]	85	133	205
•					•	•		H3014 Processor	Internal EIA Data Path [Octet 0, Line 6]	86	134	206
•					•	•	•	H3014 Processor	Internal EIA Data Path [Octet 0, Line 7]	87	135	207
•				•				H3014 Processor	Internal EIA Data Path [Octet 1, Line 0]	88	136	210
•				•			•	H3014 Processor	Internal EIA Data Path [Octet 1, Line 1]	89	137	211
•				•		•		H3014 Processor	Internal EIA Data Path [Octet 1, Line 2]	8A	138	212

Table 4-1 M8398 Coded LED Display - Continued -

M8398 LEDs								Function Tested		Diagnostic LEDs		
7	6	5	4	3	2	1	0	FRU		Hex	Decimal	Octal
•				•		•	•	H3014 Processor	Internal EIA Data Path [Octet 1, Line 3]	8B	139	213
•				•	•			H3014 Processor	Internal EIA Data Path [Octet 1, Line 4]	8C	140	214
•				•	•		•	H3014 Processor	Internal EIA Data Path [Octet 1, Line 5]	8D	141	215
•				•	•	•		H3014 Processor	Internal EIA Data Path [Octet 1, Line 6]	8E	142	216
•				•	•	•	•	H3014 Processor	Internal EIA Data Path [Octet 1, Line 7]	8F	143	217
•			•					H3014 Processor	Internal EIA Data Path [Octet 2, Line 0]	90	144	220
•			•				•	H3014 Processor	Internal EIA Data Path [Octet 2, Line 1]	91	145	221
•			•			•		H3014 Processor	Internal EIA Data Path [Octet 2, Line 2]	92	146	222
•			•			•	•	H3014 Processor	Internal EIA Data Path [Octet 2, Line 3]	93	147	223
•			•		•			H3014 Processor	Internal EIA Data Path [Octet 2, Line 4]	94	148	224
•			•		•		•	H3014 Processor	Internal EIA Data Path [Octet 2, Line 5]	95	149	225
•			•		•	•		H3014 Processor	Internal EIA Data Path [Octet 2, Line 6]	96	150	226
•			•		•	•	•	H3014 Processor	Internal EIA Data Path [Octet 2, Line 7]	97	151	227

Table 4-1 M8398 Coded LED Display - Continued -

M8398 LEDs								Function Tested		Diagnostic LEDs		
7	6	5	4	3	2	1	0	FRU		Hex	Decimal	Octal
•			•	•					- Illegal Codes - UBI or TIU Failure	98	152	230
			•						•	•	•	•
			•						•	•	•	•
			(through)									
			•						•	•	•	•
			•						•	•	•	•
•	•	•	•	•	•	•	•		- Illegal Codes - UBI or TIU Failure	FF	255	377

When all of the microdiagnostics are successfully passed, the LEDs will display a walking ones (1s) pattern. This is indicated by LEDs 7 through 0 flashing sequentially over a 2 second time period. When completed, a binary number will be displayed indicating the peak, 24 line receive character rate since the last peak character rate number was displayed. The binary number is displayed for approximately two seconds. After the two seconds, the binary number is followed by a second binary number that displays the peak 24 line transmit character rate. This display lasts also for approximately two seconds. In both cases, the binary number displayed can be translated to peak characters per second by dividing by two and multiplying by 1000. For example, a binary number of 16 (00010000) translates to 8000 characters per second. The TX peak character rate number is then followed by the walking ones pattern again.

4.5 DIAGNOSTICS

This section describes the use of DMZ32 diagnostics. The DMZ32 is supported by both Level 3 and Level 2R diagnostics. The Level 3 diagnostic is a standalone diagnostic that runs under the Diagnostic Supervisor using direct I/O. EVDAE is the only Level 3 diagnostic. The purpose of EVDAE is to verify the functionality of the DMZ32.

Various loopback methods are used to isolate the fault to a specific component of the DMZ32. The different loopback methods used during the running of the EVDAE are either software controlled or manually inserted.

The Level 2R diagnostic enables field service to fault isolate to the option level while running under VMS. The Level 2R diagnostic, run under the Diagnostic Supervisor uses the QIO interface of the VMS device driver. EVDAF is the only Level 2R diagnostic.

4.6 DIAGNOSTIC SUPERVISOR

Both Level 3 and Level 2R diagnostics run under the Diagnostic Supervisor. Loading and using the Diagnostic Supervisor are described in both the VAX-11/730 Diagnostic System Overview Manual (EK-DS730-UG) and the VAX Diagnostic System User's Guide (EK-VX11D-UG)

4.7 DMZ32 CSR ADDRESS AND VECTOR ADDRESS

The DMZ32 CSR address (760440) is used only as an example address in the following diagnostic procedures. The actual address depends on the switch setting of E-53 on the M8398 module. The vector is software controlled. (Refer to Appendix A for floating device addresses and vectors.)

4.8 MANUALLY CONTROLLED (HARDWARE) LOOPBACK METHODS

There are five manually controlled loopback methods that are used in running the DMZ32 diagnostics. These loopbacks require a turnaround device be placed on the line(s) or that the local modem be manually put in a loopback mode of operation. The manually controlled loopback methods that are used with the DMZ32 are as follows:

- Local T1 Loopback (H3028)
- Remote T1 Loopback (H3027)
- Single Line EIA Loopback (H3248)
- Staggered Multiline Loopback (29-24929-00)
- Manual Analog Modem Loopback

4.8.1 Local T1 Loopback (H3028)

The Local T1 Loopback test is conducted by field service personnel using the H3028 turnaround connector (Figure 4-5). The H3028 turnaround connector is inserted at J1 on the M8398 Module. When the H3028 is inserted in J1 of the M8398 module, the T1 circuitry up to and including the analog I/O of the M8398 module is checked for proper operation.

This loopback is supported by EVDAE with event flag 3 set.




Figure 4-5 H3028 Loopback Connector

4.8.2 Remote T1 Loopback (H3027)

The Remote T1 Loopback test is conducted by field service personnel using the H3027 turnaround connector (Figure 4-6). The H3027 turnaround connector is inserted at either the I/O bulkhead or at the distribution panel end of the interconnecting cable between the M8398 module and the distribution panel. When inserted into the I/O panel insert connector (BC22N-10), the M8398 module and the internal interconnecting T1 cable are checked for proper operation. When the turnaround connector is connected to the distribution panel end of the T1 cable, the T1 cable (BC18L-15) is also checked for proper operation.

This loopback is supported by EVDAE with event flag 3 set.

NOTE

This loopback can ONLY be used on a remote installation up to a maximum distance of 2500 feet.




Figure 4-6 H3027 Loopback Connector

4.8.3 Single Line EIA Loopback (H3248)

The Single Line EIA Loopback test is conducted by field service personnel using the H3248 turnaround connector (Figure 4-7), supplied in the CD Kit (A2-W0707-10). The H3248 turnaround connector is inserted either at the H3014 RS232C connector or at the EIA cable which connects to the modem. When the H3248 is connected to the suspect channel (directly on the remote distribution panel), the connector, line drivers, receive/latches, and all modem signals for that channel are checked for proper operation. When the H3248 turnaround connector is connected to the EIA cable associated with the channel, the EIA cable is also checked for proper operation.

This loopback is supported by EVDAE with event flag 5 set and EVDAF loopback type 5 selected in the attach sequence.




Figure 4-7 H3248 Turnaround Connector

4.8.4 Staggered Multiline Loopback (29-24929-00)

The Staggered Multiline Loopback test is conducted by field service personnel using six (6) 29-24929-00 (Figure 4-8) turnaround connectors which are supplied in the CD Kit (A2-W0707-10). The 29-24929-00 turnaround connectors are attached to the distribution panel so that all connectors have a loopback attached. When connected, this test checks for line interaction and asynchronous line problems.

This loopback is supported by EVDAE with event flag 6 set. Tests 35 through 41 of EVDAE are run when this connector is used.




Figure 4-8 29-24929-00 Staggered Loopback Connector

4.8.5 Manual Analog Modem Loopback

The manual analog modem loopback test is conducted by field service personnel by pressing the analog loopback button (AL) on the modem (Figure 4-8.1). This loopback verifies that data can be sent to and received from the local modem.

This loopback is supported by EVDAE with event flag 7 set, and EVDAF with loopback type 7 selected in the attach sequence.




Figure 4-9 Manual Analog Modem Loopback

4.9 SOFTWARE LOOPBACK METHODS

There are many loopback methods that can be used in running the DMZ32 diagnostics. The software loopback methods that are used with the DMZ32 are as follows:

- Shared RAM Loopback
- Local Trunk Loopback
- Internal Single-line Loopback
- Programmable Local Modem Loopback

4.9.1 Shared RAM Loopback

The Shared RAM Loopback loops data and modem signals on an individual line basis without affecting other lines. This also applies to modem signals at the Shared RAM interface between the UBI and TIU sections of the UNIBUS module. (Refer to Figure 4-10.)

This loopback is used only under EVDAE. The Shared RAM loopback is invoked by attaching loopback type 1 or by setting the Diagnostic Supervisor Event Flag 1.




Figure 4-10 Shared RAM Loopback Test

4.9.2 Local Trunk Loopback

The Local Trunk Loopback loops data back before the T1 driver/receiver on the M8398 module. (Refer to Figure 4-11.)

This loopback is supported by EVDAE and the microdiagnostics. The Local Trunk Loopback is invoked by attaching loopback type 2 or by setting Diagnostic Supervisor Event Flag 2.




Figure 4-11 Local Trunk Loopback Test

4.9.3 Internal Single-line or all lines Loopback

The Single-line Loopback is associated with the channel being tested (Refer to Figure 4-12). A message is sent, one line at a time, on all lines selected. EIA latches, drivers, and receivers are not tested with this loopback.

This loopback is used by EVDAE with event flag 4 set, and EVDAF with loopback type 4 selected in the attach sequence.




Figure 4-12 Single Line Loopback Test

4.9.4 Programmable Local Modem Loopback

NOTE

This loopback will only work with a modem that supports programmable local loopback.

The Programmable Local Modem Loopback verifies the DMZ32 Modem signals and will be executed if the Programmable Local Modem Loopback is selected in the supervisor attach sequence and if the modem control is available. (Refer to Figure 4-13.)

This loopback is supported by EVDAE with event flag 8 set, and EVDAF with loopback type 8 selected in the attach sequence.




Figure 4-13 Analog Modem Loopback Test

4.10 DMZ32 LEVEL 3 (EVDAE) DIAGNOSTIC

There is only one Level 3 Diagnostic used to support the DMZ32, EVDAE. This diagnostic operates under the VAX Diagnostic Supervisor (VDS).

4.10.1 EVDAE Hardware Prerequisites

The following must be functional before the Level 3 diagnostic may be used:

- VAX-11 CPU
- Memory (512 KB)
- UNIBUS Adapter

4.10.2 EVDAE Software Diagnostic Requirements

The Level 3 Diagnostic (EVDAE) requires VAX Diagnostic Supervisor 7.0 or later. The different VAX Diagnostic Supervisors are as follows:

- VAX 11/725/730 - ENSAA
- VAX 11/750 - ECSAA
- VAX 11/780/782 - ESSAA

4.10.3 EVDAE Diagnostic Description

EVDAE is an aid to field service personnel in verifying proper system operation. EVDAE is also used to aid in troubleshooting the DMZ32. A summary of the test performed by EVDAE is listed in Table 4-2.

Table 4-2 EVDAE Diagnostic Summary

Test Number	Description
1	Register Access Test
2	CSR Bit Test
3	Indirect Space Access
4	Master Reset Line Control & TX Modem Register
5	Master Reset Octet CSR
6	Line Parameter
7	TX Silo Count Master Reset
8	UNIBUS INIT
9	Flush Silo Test
10	TX Ready, TX Enable and TX Silo Count
11	RX Data Available & Master Reset
12	Data Loopback

Table 4-2 EVDAE Diagnostic Summary - Continued -

Test Number	Description
13	TX Enable/Disable
14	Character Length
15	Load Word Test
16	Transmit Interrupt
17	Receive Interrupt
18	Receive Interrupt at 64 Characters
19	Multiple Interrupt
20	NPR-Nonexistent Memory
21	DMA Transfer (NO AUTO - INC)
22	DMA Transfer (AUTO - INC)
23	DMA Transfer, Unaligned Address
24	DMA Transfer (Memory Extension)
25	Receive Silo Alarm Time-out
26	TX Break Test
27	Receive Silo Overrun
28	Prempt
29	Interaction Test
30	Dynamic Baud Rate
31	Dynamic Word Length
32	Dynamic Parity
33	TX & RX Modem Signals (H3248)
34	Data Test - Single Line (H3248) or Modem
35	XON/XOFF (Staggered)
36	Framing Error (Staggered)
37	Parity Error (Staggered)
38	Auto Echo Mode (Staggered)
39	RX & TX Modem (Staggered)
40	Data Set Change (Staggered)
41	Split Baud Rate (Staggered)
42	Manual Section

NOTE

To perform Tests 35 through 41, 29-29249-00 loopback connectors must be installed on the distribution panel

The manual intervention test (test 42) verifies that a 256 byte block, or multiple, of data can be transmitted error free.

4.10.4 Loading, Attaching, and Running EVDAE

After the Diagnostic Supervisor is loaded, the operating instructions in Figure 4-13 can be used for the EVDAE diagnostic. The colored portions are what the user enters into the system.

EVDAE uses the standard VDS input sequence for attaching the UNIBUS adapter and loading the program. The user must select the lines to be tested, the baud rate to be used in external testing and the loopback type.

On-line help may be obtained by typing HELP EVDAE.

```
DIAGNOSTIC SUPERVISOR. 22-EXSAA-7.0-VTT 8-FEB-1983 09:40:14.80
DS> ATT DW780 SBI DMO 3 4 ; FOR VAX/780 ATTACH THE SBI ON THE SBI
OR
DS> ATT DW750 HUB DMO ; FOR VAX/750 TESTING
OR
DS> ATT DW730 HUB DMO ; FOR VAX/730 TESTING
DS> LOAD EVDAE ; LOAD THE DMS32 DIAGNOSTIC
DS> ATT DMS32 ; ATTACH THE DMS32
DEVICE LINK? DMO ; THE DMS32 IS LINKED TO THE SBI
DEVICE NAME? TSA ; THE GENERIC NAME FOR DMS32 UNIT 1

CSR? 760440 ; THE CSR ADDR IS 760440
; (RANGE=760000-777776)
VECTOR? 300 ; VECTOR ADDR IS 300 (RANGE=300-776)
BR? 5 ; BR INTERRUPT LEVEL IS 5 (RANGE=5-6)
TEST LINES(OCTET)? 377 ; LINES 0-7 OF OCTET 0 WILL BE TESTED
LEVEL 3 ONLY - TEST LINES(OCTET1)? 1 ; LINE 0 OF OCTET 1 WILL BE TESTED
LEVEL 3 ONLY - TEST LINES(OCTET2)? 200 ; LINE 7 OF OCTET 2 WILL BE TESTED
; (OCTAL BIT MAP OF DESIRED LINES TO
; TEST, BIT0 = LINE 0,
; BIT1 = LINE 1, ETC.
; RANGE = 000-377)
; EXAMPLE: TEST LINES? 123
; TEST LINES SIX, FOUR, ONE AND ZERO

BAUD RATE? 300 ; BAUD RATE TO BE USED IN TEST 34
; MANUAL TEST.
; BAUD RATES THAT CAN BE SELECT
; ARE: 50, 75, 110, 135, 150, 300,
; 600, 1200, 1800, 2000, 2400,
; 4800, 9600, 19200

LOOPBACK TYPE? 6 ; 0 = INTERNAL (AUTO)
; 1 = SHARED RAM
; 2 = LOCAL T1 TRUNK
; 3 = MANUAL T1 CONNECTION
; 4 = INTERNAL LINE
; 5 = SINGLE LINE - M3248 CONNECTOR
; 6 = STAGGERED CONNECTOR
; 7 = LOCAL MODE (MANUAL ANALOG LOOPBACK)
; 8 = PROGRAMMABLE LOCAL MODEN

MODEN CONTROL? Y ; YES = M3014 CONTAINS MODEN OPTION
; (EXPANSION MODULE)
; NO = DATA ONLY

DS> SELECT TSA ; SELECT SPECIFIC DMS32 TO BE RUN.
DS> START
```

Figure 4-14 Loading, Attaching, and Running EVDAE

4.10.5 EVDAE Event Flags

The loopback type is also selected by setting the appropriate event flag. Only ONE event flag is to be set at a time. The event flag set overrides the loopback type selected during the attach sequence.

To use a specific loopback type the following:

DS> CLEAR EVENT ALL	; CLEAR PREVIOUS LOOPBACK, IF ANY
DS> SET EVENT X	; X = EVENT FLAG = LOOPBACK TYPE
	1 = SHARED RAM
	2 = LOCAL TRUNK
	3 = MANUAL T1 CONNECTOR (H3027
	or H3028)
	4 = INTERNAL LINE
	5 = SINGLE LINE (H3248)
	6 = STAGGERED LOOPBACK
	7 = LOCAL MODEM (MANUAL)
	8 = LOCAL MODEM (PROGRAMMABLE)

4.11 DMZ32 LEVEL 2R (EVDAF) DIAGNOSTIC

EVDAF can run only with VAX/VMS Operating System version 4.0 or later, the latest DMZ32 driver and the VAX Diagnostic Supervisor version 7.0 or later.

4.11.1 EVDAF Hardware Prerequisites

The following must be functional before the Level 2R diagnostic may be used:

- DW780, DW750, or DW730 fully tested without errors
- VAX family of processors with at least the minimum VMS configuration
- Modem (Optional)

4.11.2 EVDAF Software Diagnostic Requirements

This diagnostic is intended to test the DMZ32 product that is attached to a VAX family of processors. The host VAX must have the following:

- Minimum memory required by VMS Operating System
- One (1) DMZ32 module with H3014 distribution panel

The VAX Diagnostic Supervisors are as follows:

- VAX 11/725/730 - ENSAA
- VAX 11/750 - ECSAA
- VAX 11/780/782 - ESSAA

4.11.3 EVDAF Diagnostic Description

This diagnostic is an aid to field service personnel in the following:

- Verification of customer installation
- Service calls: device isolation and verification

A summary of the tests performed by EVDAF are listed in Table 4-3.

Table 4-3 EVDAF Diagnostic Summary

Test Number	Description
1	Single Line Internal EIA Data Loopback
2	Single Line Internal Data Loopback (DMA)
3	Modem Signals Loopback (H3248)
4	External Data Loopback

4.11.4 Loading, Attaching, and Running EVDAF

The DMZ32 architecture is very similar to the DMF32 therefore many programming similarities exist. The DMZ32 appears very much like the async portion of three (3) DMF32s. CSRs and vectors will appear as if there are three DMF32s on the UNIBUS.

The program treats each octet selected as though it is a separate device. For example:

- When you select TZA only, only the first 8 lines (Octet) of the DMZ32 is tested.
- When you select TZA and TZB, the program tests TZA (lines 0 - 7), then the program starts over and tests TZB (lines 8 - 15). The program treats the two octets as though they were two separate devices. Because of this, the program must run twice.
- When TZA, TZB, and TZC are selected, the program runs TZA first, TZB second and TZC last.
- You must perform the attach sequence for each octet. (Refer to Figure 4-15.)

On-line help may be obtained by typing HELP EVDAF

Before EVDAF will run, the following must be performed:

```
$ RUN ENSAA ; START SUPERVISOR (11/780/782=ESSAA,  
;11/750=ECSAA, 11/725/730=ENSAA
```

After the Diagnostic Supervisor is loaded, the operating instruction in Figure 4-15 can be used for the EVDAF diagnostic.

The colored portions of Figure 4-15 are what the user enters into the system.

```
DIAGNOSTIC SUPERVISOR.  ZZ-ENSAA-6.10-YYY  9-OCT-1983 09:40:14.80  
DS> ATT DW780 SBI DWO 5 7 ; ATTACH THE UBA TO THE SBI, VAX/780  
OR  
DS> ATT DW750 HUB DWO ; FOR VAX/750 TESTING  
OR  
DS> ATT DW730 HUB DWO ; FOR VAX/730 TESTING  
DS> LOAD EVDAF ; LOAD THE DIAGNOSTIC  
DS> ATT DM232 ; ATTACH THE 1ST OCTET  
DEVICE LINK? DWO ; THE OPTION IS LINKED TO THE UBA  
DEVICE NAME? TZA ; THE OPTION IS NAMED TZA  
CSR? 760440 ; THE CSR ADRS IS 760440  
; (RANGE=760000-777776)  
VECTOR? 300 ; VECTOR ADRS IS 300 (RANGE=300-776)  
BR? 5 ; BR INTERRUPT LEVEL IS 5 (RANGE=5-6)  
TEST LINES (OCTET 0)? 377 ; LINES 0-7 IN OCTET 0 WILL BE TESTED  
; (OCTET BIT MAP OF DESIRED LINES TO  
; TEST, BIT0 = LINE 0,  
; BIT1 = LINE 1, ETC.  
; RANGE = 000-377)  
; EXAMPLE: ACTIVE LINES? 123  
; TEST LINES SIX, FOUR, ONE AND ZERO  
LEVEL 3 ONLY - TEST LINES (OCTET 1)? 0 ; Applies only to Level 3  
LEVEL 3 ONLY - TEST LINES (OCTET 2)? 0 ; Applies only to Level 3  
BAUD RATE? 9600 ; BAUD RATE TO BE USED IN EXTERNAL DATA  
; TESTS. BAUD RATES THAT CAN BE SELECTED  
; ARE, 50, 75, 110, 135, 150, 300,  
; 600, 1200, 1800, 2000, 2400, 4800,  
; 9600, 19200  
LOOPBACK TYPE? 4 ; LOOPBACK TYPES ARE:  
; 4 = LOCAL LINE (EIA) (INTERNAL LOOPBACK)  
; 5 = H3248 TURNAROUND  
; 7 = LOCAL MOCEM IN ANALOG LOOP  
; 8 = LOCAL MODEM (PROGRAMMABLE LOOPBACK)  
MODEM CONTROL? Y ; DOES THE DEVICE HAVE MODEM CONTROL,  
; YES OR NO.  
DS> ATT DM232 ; ATTACH THE 2ND OCTET  
DEVICE LINK? DWO ; THE OPTION IS LINKED TO THE UBA  
DEVICE NAME? TZB ; THE OPTION IS NAMED TZB  
CSR? 760440 ; THE CSR ADRS IS 760440  
; (RANGE=760000-777776)
```

Figure 4-15 Loading, Attaching, and Running EVDAF (Sheet 1 of 2)


```

VECTOR? 300                ; VECTOR ADRS IS 300 (RANGE=300-776)
BR? 5                      ; BR INTERRUPT LEVEL IS 5 (RANGE=5-6)
TEST LINES (OCTET 0)? 377
LEVEL 3 ONLY - TEST LINES (OCTET 1)? 0      ; Applies only to Level 3
LEVEL 3 ONLY - TEST LINES (OCTET 2)? 0      ; Applies only to Level 3
BAUD RATE? 9600
LOOPBACK TYPE? 4
MODE CONTROL? Y
DS> ATT DMZ32              ; ATTACH THE 3RD OCTET
DEVICE LINK? DWO          ; THE OPTION IS LINKED TO THE UBA
DEVICE NAME? TZC          ; THE OPTION IS NAMED TZC
CSR? 760440              ; THE SCR ADRS IS 760440
                        ; (RANGE=760000-777776)
VECTOR? 300              ; VECTOR ADRS IS 300 (RANGE=300-776)
BR? 5                    ; BR INTERRUPT LEVEL IS 5 (RANGE=5-6)
TEST LINES (OCTET 0)? 377
LEVEL 3 ONLY - TEST LINES (OCTET 1)? 0      ; Applies only to Level 3
LEVEL 3 ONLY - TEST LINES (OCTET 2)? 0      ; Applies only to Level 3
BAUD RATE? 9600
LOOPBACK TYPE? 4
MODE CONTROL? Y
DS> ATT DMZ32              ; ATTACH THE 3RD OCTET
DEVICE LINK? DWO          ; THE OPTION IS LINKED TO THE UBA
DEVICE NAME? TZC          ; THE OPTION IS NAMED TZC
CSR? 760440              ; THE SCR ADRS IS 760440
                        ; (RANGE=760000-777776)
VECTOR? 300              ; VECTOR ADRS IS 300 (RANGE=300-776)
BR? 5                    ; BR INTERRUPT LEVEL IS 5 (RANGE=5-6)
TEST LINES (OCTET 0)? 377
LEVEL 3 ONLY - TEST LINES (OCTET 1)? 0      ; Applies only to Level 3
LEVEL 3 ONLY - TEST LINES (OCTET 2)? 0      ; Applies only to Level 3
BAUD RATE? 9600
LOOPBACK TYPE? 4
MODEM CONTROL? Y
DS> SEL TZA                ; SELECTS LINES 0-7
DS> SEL TZB                ; SELECTS LINES 8-15
DS> SEL TZC                ; SELECTS LINES 16-23
DS> START

```

Figure 4-15 Loading, Attaching, and Running EVDAF (Sheet 2 of 2)

4.12 H3014 FRONT PANEL INDICATORS

There are three (3) LED indicators on the H3014 distribution panel. These LED indicators are located directly above the T1 Connector, as viewed from the connector side of the panel (refer to Figure 4-15). These indicators are as follows:

- Power (PWR)
- Sync (SYNC)
- Trunk Quality (TRNK QLT)

The three LEDs display coded information that indicates the status of the H3014. (Refer to Table 4-4 for the different indication combinations.)

During normal operation, all three indicators are ON, signifying that the H3014 is operating correctly.

When the H3014 fails its self-test, all three LEDs will remain OFF.




Figure 4-16 H3014 LED Indicators

4.12.1 Power Indicator (PWR)

The PWR LED indicator provides an on-line indication that the three power supply outputs (+12V, -12V, and +5V) are good when the PWR LED is lit. If any of the three power supplies fail during normal on-line operation, the PWR indicator will go out.

During the power-up sequence, the H3014 performs a self test evaluation and the PWR LED indicator becomes part of the coded display that is used to tell the status of the H3014. (Refer to Table 4-4 for the coded display indications.)

4.12.2 Sync Indicator (SYNC)

The SYNC LED indicator is the most useful indicator on the H3014. There are three states of the sync indicator:

- OFF
- Blinking
- ON

(Refer to Table 4-4 for the coded display indications.)

OFF

When the sync indicator is OFF, a valid trunk signal is not present at the distribution panel.

ON

When the sync indicator is ON, a valid trunk interface signal is present.

4.12.3 Trunk Quality Indicator (TRNK QLTY)

When the T1 circuitry in the H3014 detects a bipolar violation, the TRNK QLTY LED will be turned off for approximately 1 second.

Table 4-4 H3014 Front Panel Indicators

PWR	SYNC	TRNK	VALID TRUNK SIGNAL PRESENT	PROBABLE CAUSE
-----	------	------	-------------------------------	----------------

"THIS INFORMATION HAS CHANGED. INPUT TO COME FROM TIM SAGEAR OR
GLEN ROY."

4.13 H3014 REMOVAL/REPLACEMENT PROCEDURES

This section contains the removal and replacement procedures for all Field Replacement Units contained in the H3014 distribution panel.

Tools Required:

- 7/64 Allen Wrench
- Small Phillips screwdriver

WARNING

BEFORE PERFORMING THESE REMOVAL OR REPLACEMENT PROCEDURES, MAKE SURE THAT THE H3014 IS TURNED OFF AND THE POWER CORD IS REMOVED FROM THE POWER CONTROLLER.

4.13.1 H3014 Power Supply Assembly Removal/Replacement (29-24799-00)

1. Open the VAX cabinet using a 7/64 allen wrench.
2. Disconnect input power cable from the H3014 power receptacle. (Refer to Figure 4 -17.)
3. Loosen the two (2) 1\4 turn phillips head lock fasteners on the H3014 distribution panel (Refer to Figure 4-17).




Figure 4-17 1\4 Turn Lock Fasteners

4. Open the rear cover of the H3014 distribution panel.
5. Disconnect the power connector that is connected to the fan assembly (Refer to Figure 4-18).

6. Disconnect the power connectors from the processor module and the expansion module (Refer to Figure 4-18).
7. Remove the processor module (Refer to Figure 4-18).
8. Lift the power supply assembly (Refer to Figure 4-18) up about 1/2 inch and pull the assembly out of the H3014 chassis.
9. Using a 3/8 nut driver, disconnect the CHASSIS GND connection from the power supply chassis.
10. To replace the power supply assembly, reverse step 1 through 9.




Figure 4-18 H3014 Distribution Panel with Rear Cover Open

4.13.2 H3014 Fan Assembly Removal/Replacement (29-24800-00)

1. Open the VAX cabinet using a 7/64 allen wrench.
2. Disconnect the input power cable from the H3014 power receptacle (Figure 4-17).
3. Loosen the two 1/4 turn phillips head lock fasteners on the H3014 distribution panel (Refer to Figure 4-17).
4. Open the rear cover of the H3014 distribution panel.
5. Disconnect the power connector that is connected to the fan assembly (Refer to Figure 4-19).
6. Slide the fan assembly out of the H3014 chassis by pulling the fan mounting bracket toward the rear of the chassis.

CAUTION

Make certain that the fan is installed so that the air flows inward.

7. To replace the fan assembly, reverse steps 1 through 6.




Figure 4-19 H3014 Distribution Panel with Rear Cover Open

TO BE SUPPLIED WHEN NEW DISTRIBUTION PANEL IS FINALIZED

Figure 4-20 Fan Mounting Bracket Assembly

4.13.3 H3014 Expansion Module Remove/Replacement (29-24798-00)

1. Open the VAX cabinet using a 7/64 allen wrench.
2. Disconnect the input power cable from the H3014 power receptacle (Figure 4-17).
3. Loosen the two 1/4 turn lock phillips head fasteners on the H3014 distribution panel (Refer to Figure 4-17).
4. Open the rear cover of the H3014 distribution panel.
5. Disconnect the expansion module and the processor module power connectors (Refer to Figure 4-21).
6. Grasp the two finger handles (Figure 4-20) on either side of the expansion module. Pull the finger handles toward the back of the H3014 to physically remove the expansion module from the backplane.
7. To replace the expansion module, reverse steps 1 through 6.




Figure 4-21 H3014 Distribution Panel with Rear Cover Open

4.13.4 H3014 Processor Module Removal/Replacement (29-24797-00)

1. Open the VAX cabinet using a 7/64 allen wrench.
2. Disconnect the input power cable from the H3014 power receptacle (Figure 4-17).
3. Loosen the two 1/4 turn lock phillips head fasteners on the H3014 distribution panel (Refer to Figure 4-17).
4. Open the rear cover of the H3014 distribution panel.
5. Disconnect the processor module and expansion module power connectors (Refer to Figure 4-21).
6. Grasp the two finger handles (Figure 4-21) on either side of the processor module. Pull the finger handles toward the back of the H3014 to physically remove the processor module from the backplane.

7. To replace the processor module, reverse steps 1 through 6.

NOTE

Before placing the processor module back into the H3014, verify the following jumpers and switch settings.

- Jumper between E6 and E7 is always in place (Refer to Figure 4-22).
- Jumper between E4 and E5 is always in place (Refer to Figure 4-23).




Figure 4-22 Processor Module Clock Jumper and Dip Switch




Figure 4-23 Processor Module Master/Slave Jumper

4.13.5 H3014 Chassis/Backplane Replacement

CAUTION

Two persons are needed to perform this procedure. One person is required to hold the chassis in place while the screws are being removed.

1. Disconnect all cables that are attached to the distribution panel.
2. Loosen the two 1/4 turn lock phillips head fasteners on the H3014 distribution panel (refer to Figure 4-17).
3. Disconnect the input power connectors to the expansion module and the processor module.
4. Remove the expansion module from the distribution panel (refer to Section 4.13.3).
5. Remove the controller module from the distribution panel (refer to Section 4.13.4).
6. Remove the power supply module from the distribuion panel (refer to Section 4.13.1).
7. Remove the fan assembly from the distribution panel (refer to Section 4.13.1).

8. Remove the eighteen (18) phillips screws that secure the mounting bracket of the distribution panel to the chassis. (Refer to Figure 4-25.)
9. To replace the H3014 chassis/backplane, reverse steps 1 through 8.

APPENDIX A FLOATING DEVICE ADDRESSES AND VECTORS

A.1 FLOATING DEVICE ADDRESSES

UNIBUS addresses starting at 760010 and continuing through 763776 are designated as floating device addresses (see Figure A-1). These are used as register addresses for communications (and other) devices interfacing with VAX-11 computers.

A gap of 10_8 must be left between the last address of one device type and the first address of the next device type. The first address of the next device type must start on a module 10_8 boundary. The gap of 10_8 must also be left for devices that are not installed but are skipped over in the priority ranking list. Multiple devices of the same type must be assigned continuous addresses. Reassignment of device types already in the system may be required to make room for additional ones.




Figure A.1 UNIBUS Address Map

Table A.1 gives the floating CSR address assignments for UNIBUS and QBUS devices.

Table A.1 Floating CSR Address Assignments

RANK	OPTION	DECIMAL SIZE	OCTAL MODULUS
1	DJ11	4	10
2	DH11	8	20
3	DQ11	4	10
4	DU11,DUV11	4	10
5	DUP11	4	10
6	LK11A	4	10
7	DMC11/DMR11	4	10 (DMC before DMR)
8	DZ11/DZV11, DZS11,DZ32	4	10 (DZ11 before DZ32)
9	KMC11	4	10
10	LPP11	4	10
11	VMV21	4	10
12	VMV31	8	20
13	DWR70	4	10
14	RL11,RLV11	4	10 (After first)
15	LPA11-K	8	20 (After first)
16	KW11-C	4	10
17	Reserved	4	10
18	RX11/RX211 RXV11/RXV21	4	10 (After first) (RX11 before RX211)
19	DR11-W	4	10
20	DR11-B	4	10 (After second)
21	DMP11	4	10
22	DPV11	4	10
23	ISB11	4	10
24	DMV11	8	20
25	DEUNA	4	10 (After first)
26	UDA50	2	4 (After first)
27	DMF32	16	40
28	KMS11	6	20
29	VS100	8	20
30	Reserved	2	4 (After first)
31	Reserved	8	20
32	Reserved	8	20
33	DMZ32	16	40

A.2 FLOATING VECTOR ADDRESSES

Vector addresses starting at 300 and proceeding upward to 777 are designated as floating vectors. These are used for communications (and other) devices that interface with the VAX family of computers. Vector size is determined by the device type.

Multiple devices of the same type would be assigned vectors sequentially. Table A.2 shows the floating interrupt vector device assignment sequence.

Table A.2 Floating Interrupt Vector Device Assignment

RANK	DEVICE	DECIMAL SIZE	OCTAL MODULUS
1	DC11	4	10
1	TU58	4	10
2	KL11	4	10
2	DL11-A	4	10
2	DL11-B	4	10
2	DLV11-J	16	10
2	DLV11,DLV11-F	4	10
3	DP11	4	10
4	DM11-A	4	10
5	DN11	2	4
6	DM11-BB/BA	2	4
7	DH11 Modem Control	2	4
8	DR11-A,DRV11-B	4	10
9	DR11-C,DRV11	4	10
10	PA611 (Reader+punch)	8	10
11	LPD11	4	10
12	DT07	4	10
13	DX11	4	10
14	DL11-C	4	10
14	DL11-D	4	10
14	DL11-E/DLV11-E	4	10
15	DJ11	4	10
16	DH11	4	10
17	GT40	8	10
17	VSV11	8	10
18	LPS11	12	10
19	DQ11	4	10
20	KW11-W,KWV11	4	10

Table A.2 Floating Interrupt Vector Device Assignment - Continued -

RANK	DEVICE	DECIMAL SIZE	OCTAL MODULUS
21	DU11,DUV11	4	10
22	DUP11	4	10
23	DV11 + Modem Control	6	10
24	LK11-A	4	10
25	DWUN	4	10
26	DMC11	4	10
26	DMR11	4	10 (DMC Before DMR)
27	DZ11/DZS11/DZV11,		
	DZ32	4	10 (DZ11 Before DZ32)
28	KMC11	4	10
29	LPP11	4	10
30	VMV21	4	10
31	VMV31	4	10
32	VTV01	4	10
33	DWR70	4	10
34	RL11/RLV11	2	4 (After the first)
35	TS11,TU80	2	4 (After the first)
36	LPA11-K	4	10
37	IP11/IP300	2	4 (After the first)
38	KW11-C	4	10
39	RX11/RX211	2	4 (After the first)
	RXV11/RXV21		(RX11 before RX211)
40	DR11-W	2	4
41	DR11-B	2	4 (After the first)
42	DMP11	4	10
43	DPV11	4	10
44	ML11	2	4 (MASSBUS device)
45	ISB11	4	10
46	DMV11	4	10
47	DEUNA	2	4 (After the first)
48	UDA50	2	4 (After the first)
49	DMF32	16	4
50	KMS11	6	10
51	PCL11-B	4	10
52	VS100	2	4
53	Reserved	2	4 (After the first)
54	Reserved	4	10
55	Reserved	4	10
56	Reserved	4	10
57	Reserved	4	10
58	DMZ32	12	4

APPENDIX B
T1 CABLE SPECIFICATIONS

B.1 INTRODUCTION

This appendix gives information concerning the T1 link from the 2 x 4 I/O panel insert on the FCC Bulkhead Frame to the T1 Connector input of the remote distribution panel (H3014).

B.2 CABLE CONFIGURATION

The T1 cable (BC18L-xx or BC18M-xx) is connected between the 2 X 4 I/O panel insert on the FCC bulkhead Frame and the T1 Connector input of the H3014. This T1 cable configuration defines the detail requirements for a 4 Conductor Shielded Cable Assembly with a 15 position female D-Subminiature connector at one end and a 15 position male D-Subminiature connector at the other end.

A BC18L-15 is supplied with this option when purchased. Cables of other lengths may be ordered directly from DIGITAL EQUIPMENT CORPORATION (Refer to Table B.2) or fabricated using the component specifications listed in Table B.1.

Table B-1 BC18L-xx Component Parts

Digital Part Number	Description	Material & Finish
12-10493-39 (Figure C-1)	Crimp Terminal Pin (contact) [Accommodates AWG 20 - 24]	Brass, gold flash over nickel 0.00005 minimum thickness on entire contact with additional 0.00002 gold thickness on mating end for length of 0.150/0.175 inch. Carrier strip may not be gold plated.

NOTE
An AMPTM 90265-1 crimping tool is to be
used when inserting pin into the
connector housing (12-10493-57).

AMPTM is a trademark of AMP, Inc.

Table B-1 BC18L-xx Component Parts - Continued -

Digital Part Number	Description	Material & Finish
12-10493-41 (Figure C-2)	Crimp Terminal Socket (contact), [Accommodates AWG 20 - 24].	Phosphor Bronze gold flash over nickel 0.00005 minimum thickness on entire contact with additional 0.00002 gold minimum thickness on mating end for length of 0.150/0.175 inch.
<p>NOTE An AMPTM 90302-1 crimping tool is to be used when inserting the socket into the connector housing (12-10493-58).</p>		
12-10493-57 (Figure C-3)	Connector Housing, for 15 Male (Pins) contacts with strain relief.	A. Shell: Steel with Tin Plating. B. Insulator: Glass filled Nylon, color black.
12-10493-58 (Figure C-4)	Connector Housing, for 15 Female (Sockets) contacts with strain relief.	A. Shell: Steel with Tin Plating. * B. Insulator: Glass filled Nylon, color black.

AMPTM is a trademark of AMP, Inc.

Table B-2 Digital Cable Option Designations

T1 EXTERNAL PVC CABLE BC18L

<u>Cable Length</u>	<u>DIGITAL Option Number</u>
15 Feet	BC18L-15
50 Feet	BC18L-50
100 Feet	BC18L-A0
150 Feet	BC18L-A5
200 Feet	BC18L-B0
250 Feet	BC18L-B5
350 Feet	BC18L-C5
500 Feet	BC18L-E0
750 Feet	BC18L-H5
1000 Feet	BC18L0L0

T1 EXTERNAL PLENUM CABLE BC18M

15 Feet	BC18M-15
50 Feet	BC18M-50
100 Feet	BC18M-A0
150 Feet	BC18M-A5
200 Feet	BC18M-B0
350 Feet	BC18M-C5
500 Feet	BC18M-E0
750 Feet	BC18M-H5
1000 Feet	BC18M-L0

B.3 T1 CONDUCTOR CHARACTERISTICS

The conductor that is used for the T1 link has the following characteristics.

Electrical Characteristics:

Pairs:

Nominal Impedance - 100 ohms
Nominal Capacitance between conductors - 16 pf/ft
Nominal velocity of propagation - 66%
Nominal delay - 1.54 nano seconds per ft.
Capacitance unbalance (pair to pair) - 160 picofarads/1000 feet - Maximum at 1000 Hz
Resistive unbalance (individual pair) - 1.20 ohms D.C./1000 feet - Maximum
Crosstalk - 70 db/1000 feet minimum at 150 KHz far end.
Insulation resistance - 10×10^6 ohms/1000 feet minimum at 200-500 volts DC for 1 minute.
Attenuation - 6.0 db/1000 feet Maximum at 1 MHz
Shield Coverage - 100%
Nominal shield DC resistance - 5.0 ohms/1000 feet
Nominal conductor DC resistance - 17.0 ohms/1000 feet
Maximum operating voltage - 150 volts AC RMS
UL listed AWM Style 2919

Physical Characteristics:

Nominal weight/1000 feet - 40 lbs.
Minimum bending radius - 3 inches
Temperature rating - -30°C to 80°C
Shield Type - Foil and braid with 22 AWG Drain Wire
Maximum pulling tension - 64 lbs.
Insulation material - Polyethylene
Jacket material - PVC
Outside Dimensions - .296 inches Dia.

Table B-3 T1 Cable Schematic

WIRE TABLE				
Description		From	To	Remarks
AWG	Color	Connection	Connection	
22	WHT/BLU	P1-9	P2-9	
22	BLU	P1-1	P2-1	
22	WHT/ORN	P1-1	P2-11	
22	ORN	P1-3	P2-3	
22	DRAIN	P1 Shell	P2 Shell	