MF20 schem May78

Order Number: XX-03048-E1

This document is an engineering index and set of specifications for the MOS MEMORY MF20 system, detailing its modules, architecture, and interconnections.

The summary of the document's content includes:

  1. System Overview & Module Identification:

    • A comprehensive list of modules categorized by function, such as:
      • MOS Memory Components: Write Path (M8574), Syndrome (M8575, for error detection/correction), MOS Control (M8576), Address and Time (M8577), and MOS Storage (M8579).
      • Bus Interfaces: XBUS Terminators (5412855-0, M8581), XBUS Cable Board (M8572-0), and Dual/XBUS Translators (M8580/M8581).
      • Timing & Control: Master Oscillator (5412851-0), Address Timer, Clock Select Logic, Cycle Control, and Diagnostic Control.
      • Power & Diagnostics: Power Supply components, Power Distribution, and various diagnostic functions.
  2. Architectural Details:

    • Memory Organization: A "MF20 Module Utilization List" and "MOS Storage" descriptions detail how memory is organized into "Groups" (e.g., Group 0 is First 256K words, Group 1 is Second 256K, Group 2 is Third 256K), and how specific bit fields are allocated across M8579 modules.
    • Physical Layout: "Module Utilization Lists" and "Variation Module Location Charts" describe the physical placement of modules in various slots, and provide notes on cable connections (e.g., SBUS, EIC BUS, XBUS).
    • Operational Flow: Block diagrams and flow charts for Read, Refresh, Write, and Diagnostic cycles, along with timing diagrams, illustrate the system's operational sequences.
  3. Detailed Component Documentation:

    • Specific drawing indexes and associated documentation (parts lists, drill & etch drawings, P.C. design data base) are provided for key components such as:
      • XBUS Terminator
      • Master Oscillator (including detailed schematics for Select Logic and Power Supply)
      • XBUS Cable Board

In essence, the document serves as a complete technical reference, outlining the functional blocks, physical layout, electrical schematics, and operational sequences for the MOS MEMORY MF20 system.

XX-03048-E1
May 1978
13 pages
Quality

Original
1.1MB

Site structure and layout ©2025 Majenko Technologies