F11A PDP-1 Brochure Sep61

Order Number: XX-A9AD6-29

This document describes the Digital Equipment Corporation (DEC) Programmed Data Processor-1 (PDP-1), a compact, solid-state, general-purpose digital computer first released in 1961.

Key Features and Performance:

  • It boasts impressive speed for its time, performing 100,000 additions per second with a five-microsecond memory cycle and 18-bit fully parallel processing.
  • Utilizes proven solid-state logic circuits and expandable random access core memory.
  • Offers advanced programming features like multiple-step deferred addressing, automatic interrupt (1-16 channels), and support for high-speed data channels.
  • Designed for easy installation, operating on standard 110-volt power without requiring special wiring, subflooring, or air conditioning.

Input-Output (I/O) Flexibility:

  • Standard equipment includes an alphanumeric typewriter for on-line I/O, a punched tape reader, and a punched tape punch.
  • Optional equipment significantly expands capabilities, featuring a 16-inch cathode ray tube display, light pen, card punch and reader controls, various magnetic tape units (IBM 727/729 format), and line printers (up to 600 lines/minute).

Programming:

  • The PDP-1 is a single-address, 18-bit, 1's complement binary stored program machine.
  • Its instruction format includes a 5-bit instruction code, 1-bit for indirect addressing, and 12-bits for memory address. Basic instructions complete in 5 to 10 microseconds, with optional high-speed multiply (25µs) and divide (40µs) instructions also available.
  • DEC provided the DECAL program (Compiler, Assembler, and Linking Loader), which supports one-pass compilation, leverages the ALGOL reference language, and allows intermixing of compiler and assembler statements to produce efficient object programs. DECAL also supports advanced features like floating-point arithmetic, subscripting, indexing, and Boolean algebra.

The document includes a visual of the PDP-1 system, a list of its instructions, and a block diagram detailing its central processor and various input-output options.

XX-A9AD6-29
March 1961
7 pages
Quality

Original
4.5MB

Site structure and layout ©2025 Majenko Technologies