This document is a schematic diagram, copyrighted 1967 by Digital Equipment Corporation, for a proprietary circuit titled "10-2 Input NAND Gates M113" (Part Number M113-0-1, Revision C).
The schematic details a circuit primarily composed of ten two-input NAND gates, utilizing DEC7400N integrated circuits (labeled E1 through E3). It includes a power supply section deriving +3V from a +5V source, with a -15V line noted as unused. Key notes specify standard IC pin assignments: Pin 7 for Ground (GND) and Pin 14 for +5V.
A comprehensive parts list details the integrated circuits, various resistors (750 Ohm and 330 Ohm), and capacitors (0.01 µF). The document explicitly states its purpose is for test and maintenance.
Site structure and layout ©2025 Majenko Technologies